- Sort Score
- Num 10 results
- Language All
Results 1 - 10 of 12 for destruction (0.05 seconds)
-
doc/go_mem.html
go f() } </pre> <p> calling <code>hello</code> will print <code>"hello, world"</code> at some point in the future (perhaps after <code>hello</code> has returned). </p> <h3 id="goexit">Goroutine destruction</h3> <p> The exit of a goroutine is not guaranteed to be synchronized before any event in the program. For example, in this program: </p> <pre> var a string func hello() {
Created: Tue Dec 30 11:13:12 GMT 2025 - Last Modified: Tue Aug 05 15:41:37 GMT 2025 - 26.6K bytes - Click Count (0) -
doc/asm.html
Instead, the compiler operates on a kind of semi-abstract instruction set, and instruction selection occurs partly after code generation. The assembler works on the semi-abstract form, so when you see an instruction like <code>MOV</code> what the toolchain actually generates for that operation might not be a move instruction at all, perhaps a clear or load. Or it might correspond exactly to the machine instruction with that name.
Created: Tue Dec 30 11:13:12 GMT 2025 - Last Modified: Fri Nov 14 19:09:46 GMT 2025 - 36.5K bytes - Click Count (0) -
src/cmd/asm/internal/asm/asm.go
} p.errorf("wrong number of arguments to %s instruction", op) return case 4: if p.arch.Family == sys.S390X || p.arch.Family == sys.PPC64 { // 4-operand compare-and-branch. prog.From = a[0] prog.Reg = p.getRegister(prog, op, &a[1]) prog.AddRestSource(a[2]) target = &a[3] break } p.errorf("wrong number of arguments to %s instruction", op) return default:
Created: Tue Dec 30 11:13:12 GMT 2025 - Last Modified: Tue Oct 21 15:13:08 GMT 2025 - 26.7K bytes - Click Count (0) -
src/cmd/asm/internal/arch/arch.go
const ( RFP = -(iota + 1) RSB RSP RPC ) // Arch wraps the link architecture object with more architecture-specific information. type Arch struct { *obj.LinkArch // Map of instruction names to enumeration. Instructions map[string]obj.As // Map of register names to enumeration. Register map[string]int16 // Table of register prefix names. These are things like R for R(0) and SPR for SPR(268).Created: Tue Dec 30 11:13:12 GMT 2025 - Last Modified: Thu Nov 13 12:17:37 GMT 2025 - 21.7K bytes - Click Count (0) -
src/cmd/asm/internal/asm/testdata/riscv64error.s
MOVWU X5, (X6) // ERROR "unsupported unsigned store" MOVF F0, F1, F2 // ERROR "illegal MOV instruction" MOVD F0, F1, F2 // ERROR "illegal MOV instruction" MOV X10, X11, X12 // ERROR "illegal MOV instruction" MOVW X10, X11, X12 // ERROR "illegal MOV instruction" RORI $64, X5, X6 // ERROR "immediate out of range 0 to 63" SLLI $64, X5, X6 // ERROR "immediate out of range 0 to 63"
Created: Tue Dec 30 11:13:12 GMT 2025 - Last Modified: Wed Sep 24 13:21:53 GMT 2025 - 26.8K bytes - Click Count (0) -
src/cmd/asm/internal/asm/endtoend_test.go
printed = note } case 3: // printed form, then hex printed = strings.TrimSpace(parts[1]) hexes = strings.TrimSpace(parts[2]) if !isHexes(hexes) { t.Errorf("%s:%d: malformed hex instruction encoding: %s", input, lineno, line) } } if hexes != "" { hexByLine[fmt.Sprintf("%s:%d", input, lineno)] = hexes } // Canonicalize spacing in printed form.
Created: Tue Dec 30 11:13:12 GMT 2025 - Last Modified: Tue Dec 23 18:45:48 GMT 2025 - 12.5K bytes - Click Count (0) -
src/cmd/asm/internal/asm/parse.go
pendingLabels []string // Labels to attach to next instruction. labels map[string]*obj.Prog toPatch []Patch addr []obj.Addr arch *arch.Arch ctxt *obj.Link firstProg *obj.Prog lastProg *obj.Prog dataAddr map[string]int64 // Most recent address for DATA for this symbol. isJump bool // Instruction being assembled is a jump.
Created: Tue Dec 30 11:13:12 GMT 2025 - Last Modified: Wed Nov 12 03:59:40 GMT 2025 - 37.3K bytes - Click Count (0) -
src/cmd/asm/internal/asm/testdata/loong64enc1.s
MOVWP 4(R5), R4 // a4040024 MOVWP (R5), R4 // a4000024 MOVVP 32764(R5), R4 // a4fc7f26 MOVVP 32(R5), R4 // a4200026 MOVVP 4(R5), R4 // a4040026 MOVVP (R5), R4 // a4000026 // ADDU16I.D instruction ADDV16 $(-32768<<16), R4, R5 // ADDV16 $-2147483648, R4, R5 // 85000012 ADDV16 $(0<<16), R4, R5 // ADDV16 $0, R4, R5 // 85000010 ADDV16 $(8<<16), R4, R5 // ADDV16 $524288, R4, R5 // 85200010
Created: Tue Dec 30 11:13:12 GMT 2025 - Last Modified: Thu Nov 27 00:46:52 GMT 2025 - 44.5K bytes - Click Count (0) -
LICENSE
Copyright (C) 2016 Daniel Dreibrodt Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is
Created: Wed Dec 31 11:36:14 GMT 2025 - Last Modified: Wed May 07 12:40:53 GMT 2025 - 23.1K bytes - Click Count (0) -
src/cmd/asm/internal/asm/testdata/s390x.s
MOVB $255, 4096(R4) // ebff40000152 MOVB $-128, -524288(R5) // eb8050008052 MOVB $1, -524289(R6) // c0a1fff7ffff41aa60009201a000 // RX (12-bit displacement) and RXY (20-bit displacement) instruction encoding (e.g: ST vs STY) MOVW R1, 4095(R2)(R3) // 50132fff MOVW R1, 4096(R2)(R3) // e31320000150 MOVWZ R1, 4095(R2)(R3) // 50132fff MOVWZ R1, 4096(R2)(R3) // e31320000150
Created: Tue Dec 30 11:13:12 GMT 2025 - Last Modified: Wed Jul 30 19:29:15 GMT 2025 - 22.9K bytes - Click Count (0)