- Sort Score
- Num 10 results
- Language All
Results 1 - 8 of 8 for FP (0.01 seconds)
-
src/cmd/asm/internal/asm/operand_test.go
{"_seek<>(SB)", "_seek<>(SB)"}, {"a2+16(FP)", "a2+16(FP)"}, {"addr2+24(FP)", "addr2+24(FP)"}, {"asmcgocall<>(SB)", "asmcgocall<>(SB)"}, {"b+24(FP)", "b+24(FP)"}, {"b_len+32(FP)", "b_len+32(FP)"}, {"racecall<>(SB)", "racecall<>(SB)"}, {"rcv_name+20(FP)", "rcv_name+20(FP)"}, {"retoffset+28(FP)", "retoffset+28(FP)"}, {"runtime·_GetStdHandle(SB)", "runtime._GetStdHandle(SB)"},Created: Tue Dec 30 11:13:12 GMT 2025 - Last Modified: Tue Aug 29 18:31:05 GMT 2023 - 23.9K bytes - Click Count (0) -
src/cmd/asm/internal/asm/testdata/loong64enc3.s
MOVW y+65540(FP), R4 // 1e020014de8f1000c4338028 MOVWU y+65540(FP), R4 // 1e020014de8f1000c433802a MOVV y+65540(FP), R4 // 1e020014de8f1000c433c028 MOVB y+65540(FP), R4 // 1e020014de8f1000c4330028 MOVBU y+65540(FP), R4 // 1e020014de8f1000c433002a MOVW y+4097(FP), R4 // 3e000014de8f1000c4278028 MOVWU y+4097(FP), R4 // 3e000014de8f1000c427802a MOVV y+4097(FP), R4 // 3e000014de8f1000c427c028
Created: Tue Dec 30 11:13:12 GMT 2025 - Last Modified: Thu Nov 27 00:46:52 GMT 2025 - 11.2K bytes - Click Count (0) -
src/cmd/asm/internal/asm/testdata/loong64enc1.s
ABSF F4, F5 // 85041401 MOVVF F4, F5 // 85181d01 MOVF F4, F5 // 85941401 MOVD F4, F5 // 85981401 MOVW R4, result+16(FP) // 64608029 MOVWU R4, result+16(FP) // 64608029 MOVV R4, result+16(FP) // 6460c029 MOVB R4, result+16(FP) // 64600029 MOVBU R4, result+16(FP) // 64600029 MOVW R4, 1(R5) // a4048029 MOVWU R4, 1(R5) // a4048029 MOVV R4, 1(R5) // a404c029 MOVB R4, 1(R5) // a4040029
Created: Tue Dec 30 11:13:12 GMT 2025 - Last Modified: Thu Nov 27 00:46:52 GMT 2025 - 44.5K bytes - Click Count (0) -
src/cmd/asm/internal/arch/arch.go
// Create maps for easy lookup of instruction names etc. for i, s := range x86.Register { register[s] = int16(i + x86.REG_AL) } // Pseudo-registers. register["SB"] = RSB register["FP"] = RFP register["PC"] = RPC if linkArch == &x86.Linkamd64 { // Alias g to R14 register["g"] = x86.REGG } // Register prefix not used on this architecture. instructions := make(map[string]obj.As)Created: Tue Dec 30 11:13:12 GMT 2025 - Last Modified: Thu Nov 13 12:17:37 GMT 2025 - 21.7K bytes - Click Count (0) -
cmd/storage-datatypes.go
DiskID string `msg:"id"` Volume string `msg:"v"` FilePath string `msg:"fp"` FI FileInfo `msg:"fi"` } // DeleteFileHandlerParams are parameters for DeleteFileHandler type DeleteFileHandlerParams struct { DiskID string `msg:"id"` Volume string `msg:"v"` FilePath string `msg:"fp"` Opts DeleteOptions `msg:"do"` }
Created: Sun Dec 28 19:28:13 GMT 2025 - Last Modified: Sun Sep 28 20:59:21 GMT 2025 - 17.4K bytes - Click Count (0) -
doc/asm.html
at the beginning, as in <code>first_arg+0(FP)</code> and <code>second_arg+8(FP)</code>. (The meaning of the offset—offset from the frame pointer—distinct from its use with <code>SB</code>, where it is an offset from the symbol.) The assembler enforces this convention, rejecting plain <code>0(FP)</code> and <code>8(FP)</code>. The actual name is semantically irrelevant but should be used to document
Created: Tue Dec 30 11:13:12 GMT 2025 - Last Modified: Fri Nov 14 19:09:46 GMT 2025 - 36.5K bytes - Click Count (0) -
src/cmd/asm/internal/asm/parse.go
} p.get(')') a.Type = obj.TYPE_MEM if r1 < 0 { // Pseudo-register reference. if r2 != 0 { p.errorf("cannot use pseudo-register in pair") return } // For SB, SP, and FP, there must be a name here. 0(FP) is not legal. if name != "PC" && a.Name == obj.NAME_NONE { p.errorf("cannot reference %s without a symbol", name) } p.setPseudoRegister(a, name, false, prefix) return } a.Reg = r1
Created: Tue Dec 30 11:13:12 GMT 2025 - Last Modified: Wed Nov 12 03:59:40 GMT 2025 - 37.3K bytes - Click Count (0) -
src/cmd/asm/internal/asm/testdata/arm64error.s
CMP R1<<5, RSP // ERROR "shift amount out of range 0 to 4" MOVD.P y+8(FP), R1 // ERROR "illegal combination" MOVD.W x-8(SP), R1 // ERROR "illegal combination" LDP.P x+8(FP), (R0, R1) // ERROR "illegal combination"
Created: Tue Dec 30 11:13:12 GMT 2025 - Last Modified: Tue Oct 14 19:00:00 GMT 2025 - 38.4K bytes - Click Count (0)