- Sort Score
- Result 10 results
- Languages All
Results 1 - 2 of 2 for ASH3ADDUW (0.07 sec)
-
src/cmd/internal/obj/riscv/cpu.go
ASFENCEVMA // // RISC-V Bit-Manipulation ISA-extensions (1.0) // // 1.1: Address Generation Instructions (Zba) AADDUW ASH1ADD ASH1ADDUW ASH2ADD ASH2ADDUW ASH3ADD ASH3ADDUW ASLLIUW // 1.2: Basic Bit Manipulation (Zbb) AANDN AORN AXNOR ACLZ ACLZW ACTZ ACTZW ACPOP ACPOPW AMAX AMAXU AMIN AMINU ASEXTB ASEXTH
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Wed Mar 20 14:19:33 UTC 2024 - 13.1K bytes - Viewed (0) -
src/cmd/internal/obj/riscv/inst.go
case ASH2ADD: return &inst{0x33, 0x4, 0x0, 512, 0x10} case ASH2ADDUW: return &inst{0x3b, 0x4, 0x0, 512, 0x10} case ASH3ADD: return &inst{0x33, 0x6, 0x0, 512, 0x10} case ASH3ADDUW: return &inst{0x3b, 0x6, 0x0, 512, 0x10} case ASLL: return &inst{0x33, 0x1, 0x0, 0, 0x0} case ASLLI: return &inst{0x13, 0x1, 0x0, 0, 0x0} case ASLLIUW: return &inst{0x1b, 0x1, 0x0, 128, 0x4}
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Wed Mar 20 14:19:33 UTC 2024 - 13.9K bytes - Viewed (0)