Search Options

Results per page
Sort
Preferred Languages
Advance

Results 1 - 7 of 7 for simm (0.12 sec)

  1. pilot/pkg/simulation/traffic.go

    }
    
    // withT swaps out the testing struct. This allows executing sub tests.
    func (sim *Simulation) withT(t *testing.T) *Simulation {
    	cpy := *sim
    	cpy.t = t
    	return &cpy
    }
    
    func (sim *Simulation) RunExpectations(es []Expect) {
    	for _, e := range es {
    		sim.t.Run(e.Name, func(t *testing.T) {
    			sim.withT(t).Run(e.Call).Matches(t, e.Result)
    		})
    	}
    }
    
    Registered: Fri Jun 14 15:00:06 UTC 2024
    - Last Modified: Thu Jun 13 01:56:28 UTC 2024
    - 19.4K bytes
    - Viewed (0)
  2. src/vendor/golang.org/x/sys/cpu/cpu.go

    	HasSSE2             bool // Streaming SIMD extension 2 (always available on amd64)
    	HasSSE3             bool // Streaming SIMD extension 3
    	HasSSSE3            bool // Supplemental streaming SIMD extension 3
    	HasSSE41            bool // Streaming SIMD extension 4 and 4.1
    	HasSSE42            bool // Streaming SIMD extension 4 and 4.2
    	_                   CacheLinePad
    }
    
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed May 08 16:12:58 UTC 2024
    - 12.1K bytes
    - Viewed (0)
  3. src/cmd/go/internal/work/security.go

    	re(`-fmessage-length=(.+)`),
    	re(`-f(no-)?modules`),
    	re(`-f(no-)?objc-arc`),
    	re(`-f(no-)?objc-nonfragile-abi`),
    	re(`-f(no-)?objc-legacy-dispatch`),
    	re(`-f(no-)?omit-frame-pointer`),
    	re(`-f(no-)?openmp(-simd)?`),
    	re(`-f(no-)?permissive`),
    	re(`-f(no-)?(pic|PIC|pie|PIE)`),
    	re(`-f(no-)?plt`),
    	re(`-f(no-)?rtti`),
    	re(`-f(no-)?split-stack`),
    	re(`-f(no-)?stack-(.+)`),
    	re(`-f(no-)?strict-aliasing`),
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon May 20 15:47:34 UTC 2024
    - 10K bytes
    - Viewed (0)
  4. docs/en/data/github_sponsors.yml

        avatarUrl: https://avatars.githubusercontent.com/u/3631417?u=7c8f743f1ae325dfadea7c62bbf1abd6a824fc55&v=4
        url: https://github.com/kennywakeland
      - login: simw
        avatarUrl: https://avatars.githubusercontent.com/u/6322526?v=4
        url: https://github.com/simw
      - login: koconder
        avatarUrl: https://avatars.githubusercontent.com/u/25068?u=582657b23622aaa3dfe68bd028a780f272f456fa&v=4
        url: https://github.com/koconder
    Registered: Mon Jun 17 08:32:26 UTC 2024
    - Last Modified: Mon Jun 03 01:09:53 UTC 2024
    - 27K bytes
    - Viewed (0)
  5. go.mod

    	github.com/minio/colorjson v1.0.8 // indirect
    	github.com/minio/filepath v1.0.0 // indirect
    	github.com/minio/mc v0.0.0-20240612143403-e7c9a733c680 // indirect
    	github.com/minio/md5-simd v1.1.2 // indirect
    	github.com/minio/pkg/v2 v2.0.19 // indirect
    	github.com/minio/websocket v1.6.0 // indirect
    	github.com/mitchellh/mapstructure v1.5.0 // indirect
    Registered: Sun Jun 16 00:44:34 UTC 2024
    - Last Modified: Thu Jun 13 22:53:53 UTC 2024
    - 11.5K bytes
    - Viewed (0)
  6. internal/s3select/select.go

    		}
    		buf.WriteString(s3Select.Output.CSVArgs.RecordDelimiter)
    
    		return nil
    	case jsonFormat:
    		err := record.WriteJSON(buf)
    		if err != nil {
    			return err
    		}
    		// Trim trailing newline from non-simd output
    		if buf.Bytes()[buf.Len()-1] == '\n' {
    			buf.Truncate(buf.Len() - 1)
    		}
    		buf.WriteString(s3Select.Output.JSONArgs.RecordDelimiter)
    
    		return nil
    	}
    
    Registered: Sun Jun 16 00:44:34 UTC 2024
    - Last Modified: Fri May 24 23:05:23 UTC 2024
    - 21K bytes
    - Viewed (0)
  7. src/cmd/internal/obj/link.go

    //		Encoding:
    //			type = TYPE_REG
    //			reg = REG_[US]XT[BHWX] + register + shift amount
    //			offset = ((reg&31) << 16) | (exttype << 13) | (amount<<10)
    //
    //	reg.<T>
    //		Register arrangement for ARM64 SIMD register
    //		e.g.: V1.S4, V2.S2, V7.D2, V2.H4, V6.B16
    //		Encoding:
    //			type = TYPE_REG
    //			reg = REG_ARNG + register + arrangement
    //
    //	reg.<T>[index]
    //		Register element for ARM64
    //		Encoding:
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed May 15 19:57:43 UTC 2024
    - 33.1K bytes
    - Viewed (0)
Back to top