Search Options

Results per page
Sort
Preferred Languages
Advance

Results 1 - 3 of 3 for MULH (0.03 sec)

  1. src/cmd/compile/internal/ssa/_gen/RISCV64Ops.go

    		{name: "MUL", argLength: 2, reg: gp21, asm: "MUL", commutative: true, typ: "Int64"}, // arg0 * arg1
    		{name: "MULW", argLength: 2, reg: gp21, asm: "MULW", commutative: true, typ: "Int32"},
    		{name: "MULH", argLength: 2, reg: gp21, asm: "MULH", commutative: true, typ: "Int64"},
    		{name: "MULHU", argLength: 2, reg: gp21, asm: "MULHU", commutative: true, typ: "UInt64"},
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu Mar 07 14:57:07 UTC 2024
    - 30.7K bytes
    - Viewed (0)
  2. src/cmd/asm/internal/asm/testdata/riscv64.s

    	LD	(X5), X6				// 03b30200
    	LD	4(X5), X6				// 03b34200
    	SD	X5, (X6)				// 23305300
    	SD	X5, 4(X6)				// 23325300
    
    	// 7.1: Multiplication Operations
    	MUL	X5, X6, X7				// b3035302
    	MULH	X5, X6, X7				// b3135302
    	MULHU	X5, X6, X7				// b3335302
    	MULHSU	X5, X6, X7				// b3235302
    	MULW	X5, X6, X7				// bb035302
    	DIV	X5, X6, X7				// b3435302
    	DIVU	X5, X6, X7				// b3535302
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Mar 22 04:42:21 UTC 2024
    - 16.7K bytes
    - Viewed (0)
  3. src/cmd/compile/internal/ssa/_gen/RISCV64.rules

    (Div16u x y) => (DIVUW (ZeroExt16to32 x) (ZeroExt16to32 y))
    (Div8 x y)   => (DIVW  (SignExt8to32 x)  (SignExt8to32 y))
    (Div8u x y)  => (DIVUW (ZeroExt8to32 x)  (ZeroExt8to32 y))
    
    (Hmul64 ...)  => (MULH  ...)
    (Hmul64u ...) => (MULHU ...)
    (Hmul32 x y)  => (SRAI [32] (MUL  (SignExt32to64 x) (SignExt32to64 y)))
    (Hmul32u x y) => (SRLI [32] (MUL  (ZeroExt32to64 x) (ZeroExt32to64 y)))
    
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu Mar 07 14:57:07 UTC 2024
    - 40.3K bytes
    - Viewed (0)
Back to top