Search Options

Results per page
Sort
Preferred Languages
Advance

Results 1 - 10 of 48 for REG (0.02 sec)

  1. tensorflow/c/kernels/bitcast_op_test.cc

      ASSERT_EQ("[3,4]", c.DebugString(input_shapes[0]));
      TF_CHECK_OK(reg->shape_inference_fn(&c));
      ASSERT_EQ("[3,4,8]", c.DebugString(c.output(0)));
    }
    
    TEST(BitcastOpTest, TestShapeInference_SmallerShape) {
      const OpRegistrationData* reg;
      TF_CHECK_OK(OpRegistry::Global()->LookUp("Bitcast", &reg));
      OpDef op_def = reg->op_def;
      NodeDef def;
      TF_CHECK_OK(NodeDefBuilder("dummy", &op_def)
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Mon Jul 18 15:10:51 UTC 2022
    - 5.5K bytes
    - Viewed (0)
  2. staging/src/k8s.io/apiserver/pkg/server/healthz.go

    	if reg.checksInstalled {
    		return fmt.Errorf("unable to add because the %s endpoint has already been created", reg.path)
    	}
    	if delay > 0 {
    		for _, check := range checks {
    			reg.checks = append(reg.checks, delayedHealthCheck(check, reg.clock, delay))
    		}
    	} else {
    		reg.checks = append(reg.checks, checks...)
    	}
    	return nil
    }
    
    func (reg *healthCheckRegistry) installHandler(mux healthMux) {
    Registered: Sat Jun 15 01:39:40 UTC 2024
    - Last Modified: Mon May 27 19:11:24 UTC 2024
    - 6K bytes
    - Viewed (0)
  3. src/cmd/vendor/golang.org/x/arch/ppc64/ppc64asm/decode.go

    		return nil
    	case TypeReg:
    		return R0 + Reg(a.BitFields.Parse(i))
    	case TypeCondRegBit:
    		return Cond0LT + CondReg(a.BitFields.Parse(i))
    	case TypeCondRegField:
    		return CR0 + CondReg(a.BitFields.Parse(i))
    	case TypeFPReg:
    		return F0 + Reg(a.BitFields.Parse(i))
    	case TypeVecReg:
    		return V0 + Reg(a.BitFields.Parse(i))
    	case TypeVecSReg:
    		return VS0 + Reg(a.BitFields.Parse(i))
    	case TypeVecSpReg:
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Nov 22 17:16:14 UTC 2022
    - 5.6K bytes
    - Viewed (0)
  4. pkg/monitoring/monitortest/test.go

    	if err != nil {
    		return nil, err
    	}
    	return reg, nil
    })
    
    func TestRegistry(t test.Failer) prometheus.Gatherer {
    	r, err := reg.Get()
    	if err != nil {
    		t.Fatal(err)
    	}
    	return r
    }
    
    func New(t test.Failer) *MetricsTest {
    	r := TestRegistry(t)
    	mt := &MetricsTest{t: t, reg: r, deltas: computeDeltas(t, r)}
    	return mt
    }
    
    Registered: Fri Jun 14 15:00:06 UTC 2024
    - Last Modified: Wed Sep 13 16:04:48 UTC 2023
    - 7.2K bytes
    - Viewed (0)
  5. src/syscall/mksyscall_libc.pl

    	for(my $i=0; $i<@out; $i++) {
    		my $p = $out[$i];
    		my ($name, $type) = parseparam($p);
    		my $reg = "";
    		if($name eq "err") {
    			$reg = "e1";
    			$ret[2] = $reg;
    			$do_errno = 1;
    		} else {
    			$reg = sprintf("r%d", $i);
    			$ret[$i] = $reg;
    		}
    		if($type eq "bool") {
    			$reg = "$reg != 0";
    		}
    		if($type eq "int64" && $_32bit ne "") {
    			# 64-bit number in r1:r0 or r0:r1.
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu Feb 23 11:28:51 UTC 2023
    - 8K bytes
    - Viewed (0)
  6. src/cmd/internal/obj/pass.go

    	case TYPE_BRANCH, TYPE_TEXTSIZE:
    		if a.Reg != 0 || a.Index != 0 || a.Scale != 0 || a.Name != 0 {
    			break
    		}
    		return
    
    	case TYPE_MEM:
    		return
    
    	case TYPE_CONST:
    		// TODO(rsc): After fixing SHRQ, check a.Index != 0 too.
    		if a.Name != 0 || a.Sym != nil || a.Reg != 0 {
    			ctxt.Diag("argument is TYPE_CONST, should be TYPE_ADDR, in %v", p)
    			return
    		}
    
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed May 24 01:26:58 UTC 2023
    - 5K bytes
    - Viewed (0)
  7. src/cmd/internal/obj/x86/asm_test.go

    		{REG_X0, REG_X31},
    		{REG_Y0, REG_Y31},
    		{REG_Z0, REG_Z31},
    	}
    
    	for _, test := range tests {
    		for index, reg := 0, test.regFrom; reg <= test.regTo; index, reg = index+1, reg+1 {
    			have := regIndex(int16(reg))
    			want := index
    			if have != want {
    				regName := rconv(int(reg))
    				t.Errorf("regIndex(%s):\nhave: %d\nwant: %d",
    					regName, have, want)
    			}
    		}
    	}
    }
    
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Jul 28 19:39:51 UTC 2023
    - 9.2K bytes
    - Viewed (0)
  8. pkg/config/schema/kubeclient/common.go

    }
    
    func GetInformerFiltered[T runtime.Object](c ClientGetter, opts ktypes.InformerOptions) informerfactory.StartableInformer {
    	reg := typemap.Get[TypeRegistration[T]](registerTypes)
    	if reg != nil {
    		// This is registered type
    		tr := *reg
    		return c.Informers().InformerFor(tr.GetGVR(), opts, func() cache.SharedIndexInformer {
    			inf := cache.NewSharedIndexInformer(
    				tr.ListWatch(c, opts),
    Registered: Fri Jun 14 15:00:06 UTC 2024
    - Last Modified: Wed Apr 17 16:38:40 UTC 2024
    - 8.1K bytes
    - Viewed (0)
  9. src/cmd/asm/internal/lex/lex_test.go

    			"\tb\\",
    			"\tc",
    			"before",
    			"A(1, 2, 3)",
    			"after",
    		),
    		"before.\n.1.\n.2.\n.3.\n.after.\n",
    	},
    	{
    		"LOAD macro",
    		lines(
    			"#define LOAD(off, reg) \\",
    			"\tMOVBLZX	(off*4)(R12),	reg \\",
    			"\tADDB	reg,		DX",
    			"",
    			"LOAD(8, AX)",
    		),
    		"\n.\n.MOVBLZX.(.8.*.4.).(.R12.).,.AX.\n.ADDB.AX.,.DX.\n",
    	},
    	{
    		"nested multiline macro",
    		lines(
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Aug 29 07:48:38 UTC 2023
    - 5.8K bytes
    - Viewed (0)
  10. src/cmd/internal/obj/x86/pcrelative_test.go

    		t.Fatalf("error %s output %s", err, objout)
    	}
    
    	return objout
    }
    
    func TestVexEvexPCrelative(t *testing.T) {
    	testenv.MustHaveGoBuild(t)
    LOOP:
    	for _, reg := range []string{"Y0", "Y8", "Z0", "Z8", "Z16", "Z24"} {
    		asm := fmt.Sprintf(asmData, reg)
    		objout := objdumpOutput(t, "pcrelative", asm)
    		data := bytes.Split(objout, []byte("\n"))
    		for idx := len(data) - 1; idx >= 0; idx-- {
    			// check that RET wasn't overwritten.
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Mar 15 23:16:01 UTC 2024
    - 2.3K bytes
    - Viewed (0)
Back to top