Search Options

Results per page
Sort
Preferred Languages
Advance

Results 1 - 10 of 18 for X6 (0.03 sec)

  1. src/cmd/asm/internal/asm/testdata/riscv64error.s

    	RORIW	$32, X5, X6			// ERROR "immediate out of range 0 to 31"
    	SLLIW	$32, X5, X6			// ERROR "immediate out of range 0 to 31"
    	SRLIW	$32, X5, X6			// ERROR "immediate out of range 0 to 31"
    	SRAIW	$32, X5, X6			// ERROR "immediate out of range 0 to 31"
    	RORIW	$-1, X5, X6			// ERROR "immediate out of range 0 to 31"
    	SLLIW	$-1, X5, X6			// ERROR "immediate out of range 0 to 31"
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Sun Apr 07 03:32:27 UTC 2024
    - 2.8K bytes
    - Viewed (0)
  2. src/internal/bytealg/compare_riscv64.s

    cmp1a:
    	SLTU	X9, X8, X5
    	SLTU	X8, X9, X6
    	JMP	cmp_ret
    cmp1b:
    	SLTU	X16, X15, X5
    	SLTU	X15, X16, X6
    	JMP	cmp_ret
    cmp1c:
    	SLTU	X18, X17, X5
    	SLTU	X17, X18, X6
    	JMP	cmp_ret
    cmp1d:
    	SLTU	X20, X19, X5
    	SLTU	X19, X20, X6
    	JMP	cmp_ret
    cmp1e:
    	SLTU	X22, X21, X5
    	SLTU	X21, X22, X6
    	JMP	cmp_ret
    cmp1f:
    	SLTU	X24, X23, X5
    	SLTU	X23, X24, X6
    	JMP	cmp_ret
    cmp1g:
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu Nov 09 13:57:06 UTC 2023
    - 3.9K bytes
    - Viewed (0)
  3. src/crypto/sha512/sha512block_riscv64.s

    	MOV	(((index-16)&0xf)*8)(X19), X21; \
    	ROR	$19, X5, X7; \
    	ROR	$61, X5, X8; \
    	SRL	$6, X5; \
    	XOR	X7, X5; \
    	XOR	X8, X5; \
    	ADD	X9, X5; \
    	ROR	$1, X6, X7; \
    	ROR	$8, X6, X8; \
    	SRL	$7, X6; \
    	XOR	X7, X6; \
    	XOR	X8, X6; \
    	ADD	X6, X5; \
    	ADD	X21, X5; \
    	MOV	X5, ((index&0xf)*8)(X19)
    
    // Calculate T1 in X5.
    // h is also used as an accumulator. Wt is passed in X5.
    //   T1 = h + BIGSIGMA1(e) + Ch(e, f, g) + Kt + Wt
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu Mar 07 14:57:07 UTC 2024
    - 9.1K bytes
    - Viewed (0)
  4. src/math/floor_riscv64.s

    	/* whether x is NaN */; \
    	FEQD	F0, F0, X6;	\
    	BNEZ	X6, 3(PC);	\
    	/* return NaN if x is NaN */; \
    	MOVD	F0, ret+8(FP); 	\
    	RET;			\
    	MOV	$PosInf, X6;	\
    	FMVDX	X6, F1;		\
    	FABSD	F0, F2;		\
    	/* if abs(x) > +Inf, return Inf instead of round(x) */; \
    	FLTD	F1, F2, X6;	\
    	/* Inf should keep same signed with x then return */;	\
    	BEQZ	X6, 3(PC); \
    	FCVTLD.MODE	F0, X6;	\
    	FCVTDL	X6, F1;		\
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Feb 23 08:34:12 UTC 2024
    - 1K bytes
    - Viewed (0)
  5. src/cmd/internal/obj/riscv/asm_test.go

    	asm := `
    TEXT _stub(SB),$0-0
    	LB	4096(X5), X6
    	LH	4096(X5), X6
    	LW	4096(X5), X6
    	LD	4096(X5), X6
    	LBU	4096(X5), X6
    	LHU	4096(X5), X6
    	LWU	4096(X5), X6
    	SB	X6, 4096(X5)
    	SH	X6, 4096(X5)
    	SW	X6, 4096(X5)
    	SD	X6, 4096(X5)
    
    	FLW	4096(X5), F6
    	FLD	4096(X5), F6
    	FSW	F6, 4096(X5)
    	FSD	F6, 4096(X5)
    
    	MOVB	4096(X5), X6
    	MOVH	4096(X5), X6
    	MOVW	4096(X5), X6
    	MOV	4096(X5), X6
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed Nov 22 01:50:18 UTC 2023
    - 7.9K bytes
    - Viewed (0)
  6. src/crypto/internal/bigmod/nat_riscv64.s

    	ADD	X9, X22, X29	// next c
    
    	MULHU	X11, X6, X12	// z_hi[1] = x[1] * y
    	MUL	X11, X6, X11	// z_lo[1] = x[1] * y
    	ADD	X11, X13, X21	// z_lo[1] = x[1] * y + z[1]
    	SLTU	X11, X21, X22
    	ADD	X12, X22, X12	// z_hi[1] = x[1] * y + z[1]
    	ADD	X21, X29, X13	// z_lo[1] = x[1] * y + z[1] + c
    	SLTU	X21, X13, X22
    	ADD	X12, X22, X29	// next c
    
    	MULHU	X14, X6, X15	// z_hi[2] = x[2] * y
    	MUL	X14, X6, X14	// z_lo[2] = x[2] * y
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu Nov 09 13:57:06 UTC 2023
    - 2.2K bytes
    - Viewed (0)
  7. src/cmd/cgo/internal/test/issue9400/asm_riscv64.s

    	ADD	$(1024*8), X2
    
    	// Ask signaller to setgid
    	MOV	$1, X5
    	FENCE
    	MOVW	X5, ·Baton(SB)
    	FENCE
    
    	// Wait for setgid completion
    loop:
    	FENCE
    	MOVW	·Baton(SB), X5
    	OR	X6, X6, X6	// hint that we're in a spin loop
    	BNE	ZERO, X5, loop
    	FENCE
    
    	// Restore stack
    	ADD	$(-1024*8), X2
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Dec 15 21:57:36 UTC 2023
    - 659 bytes
    - Viewed (0)
  8. src/vendor/golang.org/x/crypto/chacha20/chacha_s390x.s

    	VREPF $0, KEY0, X4
    	VREPF $1, KEY0, X5
    	VREPF $2, KEY0, X6
    	VREPF $3, KEY0, X7
    	VREPF $0, KEY1, X8
    	VREPF $1, KEY1, X9
    	VREPF $2, KEY1, X10
    	VREPF $3, KEY1, X11
    	VLR   CTR, X12
    	VREPF $1, NONCE, X13
    	VREPF $2, NONCE, X14
    	VREPF $3, NONCE, X15
    
    	MOVD $(NUM_ROUNDS/2), R1
    
    loop:
    	ROUND4(X0, X4, X12,  X8, X1, X5, X13,  X9, X2, X6, X14, X10, X3, X7, X15, X11)
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu Oct 19 23:33:33 UTC 2023
    - 5.3K bytes
    - Viewed (0)
  9. src/internal/chacha8rand/chacha8_amd64.s

    loop:
    	QR(X0, X4, X8, X12, X15)
    	MOVOU X4, (4*16)(BX) // save X4
    	QR(X1, X5, X9, X13, X15)
    	MOVOU (15*16)(BX), X15 // reload X15; temp now X4
    	QR(X2, X6, X10, X14, X4)
    	QR(X3, X7, X11, X15, X4)
    
    	QR(X0, X5, X10, X15, X4)
    	MOVOU X15, (15*16)(BX) // save X15
    	QR(X1, X6, X11, X12, X4)
    	MOVOU (4*16)(BX), X4  // reload X4; temp now X15
    	QR(X2, X7, X8, X13, X15)
    	QR(X3, X4, X9, X14, X15)
    
    	DECL DX
    	JNZ loop
    
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Dec 05 20:34:30 UTC 2023
    - 4.6K bytes
    - Viewed (0)
  10. src/crypto/md5/md5block.go

    		x1 := byteorder.LeUint32(q[4*0x1:])
    		x2 := byteorder.LeUint32(q[4*0x2:])
    		x3 := byteorder.LeUint32(q[4*0x3:])
    		x4 := byteorder.LeUint32(q[4*0x4:])
    		x5 := byteorder.LeUint32(q[4*0x5:])
    		x6 := byteorder.LeUint32(q[4*0x6:])
    		x7 := byteorder.LeUint32(q[4*0x7:])
    		x8 := byteorder.LeUint32(q[4*0x8:])
    		x9 := byteorder.LeUint32(q[4*0x9:])
    		xa := byteorder.LeUint32(q[4*0xa:])
    		xb := byteorder.LeUint32(q[4*0xb:])
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon May 13 18:57:38 UTC 2024
    - 5.2K bytes
    - Viewed (0)
Back to top