- Sort Score
- Result 10 results
- Languages All
Results 11 - 20 of 33 for FADD (0.59 sec)
-
src/cmd/vendor/golang.org/x/arch/x86/x86asm/intel.go
} case FST, FSTP, FISTTP, FIST, FISTP, FBSTP: if len(args) == 1 { args = append(args, "st0") } case FLD, FXCH, FCOM, FCOMP, FIADD, FIMUL, FICOM, FICOMP, FISUBR, FIDIV, FUCOM, FUCOMP, FILD, FBLD, FADD, FMUL, FSUB, FSUBR, FISUB, FDIV, FDIVR, FIDIVR: if len(args) == 1 { args = []string{"st0", args[0]} } case MASKMOVDQU, MASKMOVQ, XLATB, OUTSB, OUTSW, OUTSD: FixSegment:
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Wed Nov 29 22:23:32 UTC 2017 - 11.7K bytes - Viewed (0) -
src/cmd/vendor/golang.org/x/arch/arm64/arm64asm/tables.go
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Wed Aug 16 17:57:48 UTC 2017 - 211.8K bytes - Viewed (0) -
src/cmd/asm/internal/asm/testdata/ppc64.s
FMOVSU F1, (R3) // d4230000 FMOVSX F1, (R3)(R4) // 7c241fae FMOVSX F1, (R3)(R0) // 7c201fae FMOVSX F1, (R3) // 7c201fae FADD F1, F2 // fc42082a FADD F1, F2, F3 // fc62082a FADDCC F1, F2, F3 // fc62082b FMOVDCC F1, F2 // fc400891 FADDS F1, F2 // ec42082a
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Fri May 17 21:53:50 UTC 2024 - 50.2K bytes - Viewed (0) -
src/cmd/compile/internal/ssa/_gen/RISCV64.rules
// Use of this source code is governed by a BSD-style // license that can be found in the LICENSE file. // Lowering arithmetic (Add(Ptr|64|32|16|8) ...) => (ADD ...) (Add(64|32)F ...) => (FADD(D|S) ...) (Sub(Ptr|64|32|16|8) ...) => (SUB ...) (Sub(64|32)F ...) => (FSUB(D|S) ...) (Mul64 ...) => (MUL ...) (Mul64uhilo ...) => (LoweredMuluhilo ...) (Mul64uover ...) => (LoweredMuluover ...)
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Thu Mar 07 14:57:07 UTC 2024 - 40.3K bytes - Viewed (0) -
src/math/erfc_s390x.s
WFSDB V0, V0, V2 WORD $0xED509298 //sdb %f5,.L55-.L38(%r9) BYTE $0x00 BYTE $0x1B FMOVD 640(R9), F6 FMOVD 632(R9), F4 WFMSDB V5, V6, V2, V6 WFMSDB V5, V4, V0, V4 FMOVD 624(R9), F2 FADD F6, F4 FMOVD 616(R9), F0 FMOVD 608(R9), F6 WFMADB V4, V0, V2, V0 FMOVD 600(R9), F3 WFMDB V4, V4, V2 MOVH R6,R6 ADD R6, R3 WFMADB V4, V3, V6, V3 FMOVD 592(R9), F6 WFMADB V0, V2, V3, V0
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Tue Apr 16 15:34:41 UTC 2019 - 14.4K bytes - Viewed (0) -
src/cmd/asm/internal/asm/testdata/s390x.s
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Wed Nov 22 03:55:32 UTC 2023 - 21.6K bytes - Viewed (0) -
src/cmd/vendor/golang.org/x/arch/arm64/arm64asm/plan9x.go
case FCCMP, FCCMPE: args[0], args[1] = args[1], args[0] fallthrough case FCMP, FCMPE: if _, ok := inst.Args[1].(Imm); ok { args[1] = "$(0.0)" } fallthrough case FADD, FSUB, FMUL, FNMUL, FDIV, FMAX, FMIN, FMAXNM, FMINNM, FCSEL, FMADD, FMSUB, FNMADD, FNMSUB: if strings.HasSuffix(op, "MADD") || strings.HasSuffix(op, "MSUB") { args[2], args[3] = args[3], args[2] }
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Mon May 16 22:24:28 UTC 2022 - 17K bytes - Viewed (0) -
src/math/pow_s390x.s
WFMADB V4, V6, V16, V16 SLD $3, R0, R2 FMOVD 104(R9), F5 WORD $0xED824004 //ldeb %f8,4(%r2,%r4) BYTE $0x00 BYTE $0x04 LDEBR F3, F3 FMOVD 96(R9), F6 WFMADB V4, V6, V5, V6 FADD F8, F3 WFMADB V7, V6, V16, V6 FMUL F7, F7 FMOVD 88(R9), F5 FMADD F7, F1, F6 WFMADB V4, V5, V3, V16 FMOVD 80(R9), F1 WFSDB V16, V3, V3 MOVD $·powtl<>+0(SB), R3 WFMADB V4, V6, V1, V6
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Wed Jun 14 00:03:57 UTC 2023 - 16.3K bytes - Viewed (0) -
src/cmd/vendor/golang.org/x/arch/x86/x86asm/gnu.go
} return "" } func argBytes(inst *Inst, arg Arg) int { if isMem(arg) { return inst.MemBytes } return regBytes(arg) } func isFloat(op Op) bool { switch op { case FADD, FCOM, FCOMP, FDIV, FDIVR, FIADD, FICOM, FICOMP, FIDIV, FIDIVR, FILD, FIMUL, FIST, FISTP, FISTTP, FISUB, FISUBR, FLD, FMUL, FST, FSTP, FSUB, FSUBR: return true } return false } func isFloatInt(op Op) bool {
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Thu Oct 19 23:33:33 UTC 2023 - 21.4K bytes - Viewed (0) -
src/cmd/compile/internal/ssa/_gen/PPC64Ops.go
{name: "ADDCCconst", argLength: 1, reg: gp11cxer, asm: "ADDCCC", aux: "Int64", typ: "(Int,Flags)"}, // arg0 + auxInt sets CC, clobbers XER {name: "FADD", argLength: 2, reg: fp21, asm: "FADD", commutative: true}, // arg0+arg1 {name: "FADDS", argLength: 2, reg: fp21, asm: "FADDS", commutative: true}, // arg0+arg1
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Wed May 22 19:59:38 UTC 2024 - 43.8K bytes - Viewed (0)