- Sort Score
- Result 10 results
- Languages All
Results 1 - 10 of 16 for R5 (0.02 sec)
-
src/cmd/asm/internal/asm/testdata/arm64error.s
Registered: Tue Nov 05 11:13:11 UTC 2024 - Last Modified: Fri Dec 08 03:28:17 UTC 2023 - 37.8K bytes - Viewed (0) -
src/cmd/asm/internal/asm/testdata/ppc64.s
Registered: Tue Nov 05 11:13:11 UTC 2024 - Last Modified: Tue Oct 29 13:14:38 UTC 2024 - 51K bytes - Viewed (0) -
src/cmd/asm/internal/asm/testdata/arm.s
SRA $14, R5 // 4557a0e1 SRA $15, R5 // c557a0e1 SRA $30, R5 // 455fa0e1 SRA $31, R5 // c55fa0e1 SRA.S $14, R5 // 4557b0e1 SRA.S $15, R5 // c557b0e1 SRA.S $30, R5 // 455fb0e1 SRA.S $31, R5 // c55fb0e1 SRA R5, R6, R7 // 5675a0e1 SRA.S R5, R6, R7 // 5675b0e1
Registered: Tue Nov 05 11:13:11 UTC 2024 - Last Modified: Fri Dec 15 20:51:01 UTC 2023 - 69K bytes - Viewed (0) -
src/cmd/asm/internal/asm/testdata/loong64enc1.s
SLL R4, R5 // a5101700 SLL R4, R5, R6 // a6101700 SRL R4, R5 // a5901700 SRL R4, R5, R6 // a6901700 SRA R4, R5 // a5101800 SRA R4, R5, R6 // a6101800 ROTR R4, R5 // a5101b00 ROTR R4, R5, R6 // a6101b00 SLLV R4, R5 // a5901800 SLLV R4, R5, R6 // a6901800 ROTRV R4, R5 // a5901b00 ROTRV R4, R5, R6 // a6901b00 CLOW R4, R5 // 85100000 CLZW R4, R5 // 85140000 CTOW R4, R5 // 85180000
Registered: Tue Nov 05 11:13:11 UTC 2024 - Last Modified: Sat Nov 02 01:36:19 UTC 2024 - 11.6K bytes - Viewed (0) -
src/cmd/asm/internal/asm/testdata/loong64enc3.s
MOVW R4, 65536(R5) // 1e020014de971000c4038029 MOVW R4, 4096(R5) // 3e000014de971000c4038029 MOVWU R4, 65536(R5) // 1e020014de971000c4038029 MOVWU R4, 4096(R5) // 3e000014de971000c4038029 MOVV R4, 65536(R5) // 1e020014de971000c403c029 MOVV R4, 4096(R5) // 3e000014de971000c403c029 MOVB R4, 65536(R5) // 1e020014de971000c4030029 MOVB R4, 4096(R5) // 3e000014de971000c4030029
Registered: Tue Nov 05 11:13:11 UTC 2024 - Last Modified: Mon Jul 29 14:29:30 UTC 2024 - 5.9K bytes - Viewed (0) -
src/cmd/asm/internal/asm/testdata/loong64enc2.s
TEQ $4, R4, R5 // 8508005c04002a00 TEQ $4, R4 // 0408005c04002a00 TNE $4, R4, R5 // 8508005804002a00 TNE $4, R4 // 0408005804002a00 ADD $65536, R4, R5 // 1e02001485781000 ADD $4096, R4, R5 // 3e00001485781000 ADD $65536, R4 // 1e02001484781000 ADD $4096, R4 // 3e00001484781000 ADDV $65536, R4, R5 // 1e02001485f81000 ADDV $4096, R4, R5 // 3e00001485f81000 ADDV $65536, R4 // 1e02001484f81000
Registered: Tue Nov 05 11:13:11 UTC 2024 - Last Modified: Mon Apr 10 15:50:11 UTC 2023 - 3K bytes - Viewed (0) -
src/cmd/asm/internal/asm/testdata/arm64.s
SWPLD R5, (RSP), R7 // e78365f8 SWPLW R5, (R6), R7 // c78065b8 SWPLW R5, (RSP), R7 // e78365b8 SWPLH R5, (R6), R7 // c7806578 SWPLH R5, (RSP), R7 // e7836578 SWPLB R5, (R6), R7 // c7806538 SWPLB R5, (RSP), R7 // e7836538
Registered: Tue Nov 05 11:13:11 UTC 2024 - Last Modified: Wed Jul 24 18:45:14 UTC 2024 - 95.2K bytes - Viewed (0) -
src/cmd/asm/internal/asm/operand_test.go
{"(16)(R7)", "16(R7)"}, {"(8)(g)", "8(g)"}, {"(CTR)", "(CTR)"}, {"(R0)", "(R0)"}, {"(R3)", "(R3)"}, {"(R4)", "(R4)"}, {"(R5)", "(R5)"}, {"(R5)(R6*1)", "(R5)(R6*1)"}, {"(R5+R6)", "(R5)(R6)"}, {"-1(R4)", "-1(R4)"}, {"-1(R5)", "-1(R5)"}, {"6(PC)", "6(PC)"}, {"CR7", "CR7"}, {"CTR", "CTR"}, {"VS0", "VS0"}, {"VS1", "VS1"}, {"VS2", "VS2"}, {"VS3", "VS3"},
Registered: Tue Nov 05 11:13:11 UTC 2024 - Last Modified: Tue Aug 29 18:31:05 UTC 2023 - 23.9K bytes - Viewed (0) -
src/cmd/asm/internal/asm/testdata/s390x.s
SLW R2, R3, R6 // eb63200000df SLD $4, R3, R6 // eb630004000d SLD R2, R3, R6 // eb632000000d SRAD $4, R5, R8 // eb850004000a SRAD R3, R5, R8 // eb853000000a SRAW $4, R5, R8 // eb85000400dc SRAW R3, R5, R8 // eb85300000dc RLL R1, R2, R3 // eb321000001d RLL $4, R2, R3 // eb320004001d
Registered: Tue Nov 05 11:13:11 UTC 2024 - Last Modified: Wed Sep 18 15:49:24 UTC 2024 - 22.1K bytes - Viewed (0) -
src/cmd/asm/internal/asm/testdata/armerror.s
XTABU R0->24, R2 // ERROR "illegal shift" XTAHU R0@>1, R2 // ERROR "illegal shift" XTAB R0>>8, R5, R2 // ERROR "illegal shift" XTAH R0<<16, R5, R2 // ERROR "illegal shift" XTABU R0->24, R5, R2 // ERROR "illegal shift" XTAHU R0@>1, R5, R2 // ERROR "illegal shift" AND.W R0, R1 // ERROR "invalid .W suffix" ORR.P R2, R3, R4 // ERROR "invalid .P suffix"
Registered: Tue Nov 05 11:13:11 UTC 2024 - Last Modified: Wed Oct 23 15:18:14 UTC 2024 - 14.5K bytes - Viewed (0)