Search Options

Results per page
Sort
Preferred Languages
Advance

Results 11 - 20 of 26 for rewrite (0.27 sec)

  1. operator/cmd/mesh/testdata/manifest-generate/data-snapshot.tar.gz

    specify whether the retries should retry to other localities. nullable: true type: boolean type: object rewrite: description: Rewrite HTTP URIs and Authority headers. properties: authority: description: rewrite the Authority/Host header with this value. type: string uri: description: rewrite the path (or the prefix) portion of the URI with this value. type: string uriRegexRewrite: description: rewrite the path portion of the URI with the specified regex. properties: match: description: RE2 style regex-based...
    Registered: Fri Jun 14 15:00:06 UTC 2024
    - Last Modified: Wed Jan 10 05:10:03 UTC 2024
    - 198.1K bytes
    - Viewed (0)
  2. tensorflow/compiler/mlir/tensorflow/transforms/tf_passes.td

      let summary = "Moves tf.AssignVariableOp consumers of tf_device.parallel_execute "
               "into tf_device.parallel_execute regions";
    
      let constructor = "TFTPU::CreateTPUParallelExecuteSinkResourceWritePass()";
    }
    
    def RewriteTPUEmbeddingOpsPass : Pass<"tf-rewrite-tpu-embedding-ops", "mlir::func::FuncOp"> {
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Wed Jun 12 21:18:05 UTC 2024
    - 99.6K bytes
    - Viewed (0)
  3. src/cmd/compile/internal/ssa/_gen/AMD64Ops.go

    		{name: "MOVSSstoreidx4", argLength: 4, reg: fpstoreidx, asm: "MOVSS", scale: 4, aux: "SymOff", symEffect: "Write"},
    		{name: "MOVSDstoreidx1", argLength: 4, reg: fpstoreidx, asm: "MOVSD", scale: 1, aux: "SymOff", symEffect: "Write"},
    		{name: "MOVSDstoreidx8", argLength: 4, reg: fpstoreidx, asm: "MOVSD", scale: 8, aux: "SymOff", symEffect: "Write"},
    
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Aug 04 16:40:24 UTC 2023
    - 98K bytes
    - Viewed (1)
  4. src/cmd/internal/obj/ppc64/asm9.go

    						invertible = true
    					} else if bo&0x04 == 0x04 {
    						// A branch based on CR bit. Invert the BI comparison bit.
    						bo ^= 0x8
    						invertible = true
    					}
    
    					if invertible {
    						// Rewrite
    						//     BC bo,...,far_away_target
    						//     NEXT_INSN
    						// to:
    						//     BC invert(bo),next_insn
    						//     JMP far_away_target
    						//   next_insn:
    						//     NEXT_INSN
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed May 15 13:55:28 UTC 2024
    - 156.1K bytes
    - Viewed (0)
  5. tensorflow/compiler/mlir/lite/ir/tfl_ops.cc

      LogicalResult matchAndRewrite(ConcreteOpType op,
                                    PatternRewriter& rewriter) const override {
        if (EqualsZero(op.getBias())) {
          auto none_value = rewriter.create<TFL::NoValueOp>(
              rewriter.getUnknownLoc(), rewriter.getNoneType(),
              rewriter.getUnitAttr());
          op.getBiasMutable().assign(none_value);
          return success();
        }
    
        return failure();
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Thu May 02 09:41:17 UTC 2024
    - 169.2K bytes
    - Viewed (0)
  6. CHANGELOG/CHANGELOG-1.4.md

    * Validate volume spec before returning azure mounter ([#37018](https://github.com/kubernetes/kubernetes/pull/37018), [@rootfs](https://github.com/rootfs))
    * Networking test rewrite ([#31559](https://github.com/kubernetes/kubernetes/pull/31559), [@bprashanth](https://github.com/bprashanth))
    Registered: Sat Jun 15 01:39:40 UTC 2024
    - Last Modified: Thu Dec 24 02:28:26 UTC 2020
    - 133.5K bytes
    - Viewed (0)
  7. src/cmd/go/alldocs.go

    //
    //	-coverprofile cover.out
    //	    Write a coverage profile to the file after all tests have passed.
    //	    Sets -cover.
    //
    //	-cpuprofile cpu.out
    //	    Write a CPU profile to the specified file before exiting.
    //	    Writes test binary as -c would.
    //
    //	-memprofile mem.out
    //	    Write an allocation profile to the file after all tests have passed.
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Jun 11 16:54:28 UTC 2024
    - 142.4K bytes
    - Viewed (0)
  8. tensorflow/compiler/mlir/lite/stablehlo/transforms/legalize_hlo.cc

              /*dilations=*/rewriter.getI64ArrayAttr(dilation));
        } else {
          output = rewriter.create<TF::Conv2DOp>(
              conv_op.getLoc(), conv_output_type, sliced_lhs, rhs,
              rewriter.getI64ArrayAttr(strides),
              /*use_cudnn_on_gpu=*/rewriter.getBoolAttr(true),
              /*padding=*/rewriter.getStringAttr(padding),
              /*explicit_paddings=*/rewriter.getI64ArrayAttr(new_padding),
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Thu Apr 25 16:01:03 UTC 2024
    - 154.9K bytes
    - Viewed (0)
  9. pkg/controller/statefulset/stateful_set_control_test.go

    	// for client state to sync. In fact, because the client is not updated during tests, informer updates will break tests
    	// by unexpectedly deleting objects.
    	//
    	// TODO: It might be better to rewrite all these tests manipulate the client an explicitly sync to ensure consistent
    	// state, or to create a fake client that does not use a local cache.
    
    Registered: Sat Jun 15 01:39:40 UTC 2024
    - Last Modified: Tue May 07 19:01:47 UTC 2024
    - 108.7K bytes
    - Viewed (0)
  10. src/cmd/go/internal/load/pkg.go

    			// we are in an import cycle, set IsImportCycle so that we don't
    			// end up stuck in a loop down the road.
    			p.Error.IsImportCycle = true
    		}
    		p.Incomplete = true
    	}
    	// Don't rewrite the import stack in the error if we have an import cycle.
    	// If we do, we'll lose the path that describes the cycle.
    	if p.Error != nil && !p.Error.IsImportCycle && stk.shorterThan(p.Error.ImportStack) {
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue May 28 17:00:51 UTC 2024
    - 120K bytes
    - Viewed (0)
Back to top