- Sort Score
- Result 10 results
- Languages All
Results 91 - 100 of 1,797 for Opcode (0.16 sec)
-
src/cmd/asm/internal/arch/arch.go
instructions["B"] = obj.AJMP instructions["BL"] = obj.ACALL // MCR differs from MRC by the way fields of the word are encoded. // (Details in arm.go). Here we add the instruction so parse will find // it, but give it an opcode number known only to us. instructions["MCR"] = aMCR return &Arch{ LinkArch: &arm.Linkarm, Instructions: instructions, Register: register, RegisterPrefix: registerPrefix,
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Tue Mar 21 06:51:28 UTC 2023 - 21.3K bytes - Viewed (0) -
tensorflow/compiler/mlir/lite/flatbuffer_export.cc
auto operators = msubgraph->mutable_operators(); for (auto op : *operators) { auto opcode_idx = op->opcode_index(); auto opcodes = mutable_model->operator_codes(); auto opcode = (*opcodes)[opcode_idx]->builtin_code(); if (opcode == tflite::BuiltinOperator_CUSTOM) { std::vector<int32_t> inputs(op->inputs()->begin(), op->inputs()->end());
Registered: Sun Jun 16 05:45:23 UTC 2024 - Last Modified: Wed Jun 12 21:41:49 UTC 2024 - 164.5K bytes - Viewed (0) -
src/debug/dwarf/type.go
// // Here is an example of C/C++ bit field use, along with what to // expect in terms of DWARF bit offset info. Consider this code: // // struct S { // int q; // int j:5; // int k:6; // int m:5; // int n:8; // } s; // // For the code above, one would expect to see the following for // DW_AT_bit_offset values (using GCC 8): // // Little | Big
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Wed Oct 18 19:33:30 UTC 2023 - 21.9K bytes - Viewed (0) -
src/cmd/compile/internal/ssa/_gen/RISCV64Ops.go
// Copyright 2016 The Go Authors. All rights reserved. // Use of this source code is governed by a BSD-style // license that can be found in the LICENSE file. package main import ( "fmt" ) // Notes: // - Boolean types occupy the entire register. 0=false, 1=true. // Suffixes encode the bit width of various instructions: // // D (double word) = 64 bit int // W (word) = 32 bit int // H (half word) = 16 bit int
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Thu Mar 07 14:57:07 UTC 2024 - 30.7K bytes - Viewed (0) -
src/cmd/compile/internal/x86/ssa.go
default: p := s.Prog(x86.ALEAL) p.From.Type = obj.TYPE_MEM p.From.Reg = r1 p.From.Scale = 1 p.From.Index = r2 p.To.Type = obj.TYPE_REG p.To.Reg = r } // 2-address opcode arithmetic case ssa.Op386SUBL, ssa.Op386MULL, ssa.Op386ANDL, ssa.Op386ORL, ssa.Op386XORL, ssa.Op386SHLL, ssa.Op386SHRL, ssa.Op386SHRW, ssa.Op386SHRB,
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Wed May 24 01:26:58 UTC 2023 - 26.7K bytes - Viewed (0) -
src/cmd/link/internal/ppc64/asm.go
su.SetRelocAdd(rIdx, r.Add()+int64(ldr.SymGot(targ))) } else if targType == sym.STEXT { if isPLT16_LO_DS { // Expect an ld opcode to nop rewritetonop(target, ldr, su, int64(r.Off()), MASK_OP_LD, OP_LD) } else { // Expect an addis opcode to nop rewritetonop(target, ldr, su, int64(r.Off()), MASK_OP_ADDIS, OP_ADDIS) } // And we can ignore this reloc now.
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Tue Mar 19 20:54:08 UTC 2024 - 63.7K bytes - Viewed (0) -
src/cmd/compile/internal/ssa/rewrite.go
return fcb.encode() } // addFlags32 returns the flags that would be set from computing x+y. func addFlags32(x, y int32) flagConstant { var fcb flagConstantBuilder fcb.Z = x+y == 0 fcb.N = x+y < 0 fcb.C = uint32(x+y) < uint32(x) fcb.V = x >= 0 && y >= 0 && x+y < 0 || x < 0 && y < 0 && x+y >= 0 return fcb.encode() } // subFlags32 returns the flags that would be set from computing x-y.
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Fri Jun 07 19:02:52 UTC 2024 - 64.2K bytes - Viewed (0) -
src/cmd/compile/internal/s390x/ssa.go
opregreg(s, v.Op.Asm(), v.Reg0(), r2) case ssa.OpS390XADDCconst: r1 := v.Reg0() r3 := v.Args[0].Reg() i2 := int64(int16(v.AuxInt)) opregregimm(s, v.Op.Asm(), r1, r3, i2) // 2-address opcode arithmetic case ssa.OpS390XMULLD, ssa.OpS390XMULLW, ssa.OpS390XMULHD, ssa.OpS390XMULHDU, ssa.OpS390XFMULS, ssa.OpS390XFMUL, ssa.OpS390XFDIVS, ssa.OpS390XFDIV: opregreg(s, v.Op.Asm(), v.Reg(), v.Args[1].Reg())
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Wed May 24 01:26:58 UTC 2023 - 27.1K bytes - Viewed (0) -
src/cmd/internal/obj/x86/avx_optabs.go
// - EVEX prefixes (evex-prefixed constants); similar to VEX // - Displacement multiplier info (scale / broadcast scale) // - Opcode byte; similar to VEX // // Both VEX and EVEX instructions may have opdigit (opcode extension) byte // which follows the primary opcode byte. // Because it can only have value of 0-7, it is written in octal notation. // // x86.csv can be very useful for figuring out proper [E]VEX parts.
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Wed May 23 15:34:19 UTC 2018 - 260.3K bytes - Viewed (0) -
staging/src/k8s.io/apimachinery/pkg/runtime/serializer/cbor/internal/modes/decode.go
// timestamps. ByteStringToTime: cbor.ByteStringToTimeAllowed, }.DecMode() if err != nil { panic(err) } return decode }() // DecodeLax is derived from Decode, but does not complain about unknown fields in the input. var DecodeLax cbor.DecMode = func() cbor.DecMode { opts := Decode.DecOptions() opts.ExtraReturnErrors &^= cbor.ExtraDecErrorUnknownField // clear bit dm, err := opts.DecMode() if err != nil {
Registered: Sat Jun 15 01:39:40 UTC 2024 - Last Modified: Mon Jun 10 14:03:36 UTC 2024 - 3.9K bytes - Viewed (0)