Search Options

Results per page
Sort
Preferred Languages
Advance

Results 51 - 60 of 225 for MOVW (0.04 sec)

  1. src/runtime/memmove_arm.s

    _bu1tail:
    	MOVW	savedts-4(SP), TS
    	ADD	OFFSET, FROM
    	B	_b1tail
    
    _funaligned:
    	CMP	$2, TMP
    
    	MOVW.LT	$8, RSHIFT		/* (R(n+1)<<24)|(R(n)>>8) */
    	MOVW.LT	$24, LSHIFT
    	MOVW.LT	$3, OFFSET
    
    	MOVW.EQ	$16, RSHIFT		/* (R(n+1)<<16)|(R(n)>>16) */
    	MOVW.EQ	$16, LSHIFT
    	MOVW.EQ	$2, OFFSET
    
    	MOVW.GT	$24, RSHIFT		/* (R(n+1)<<8)|(R(n)>>24) */
    	MOVW.GT	$8, LSHIFT
    	MOVW.GT	$1, OFFSET
    
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu Jun 04 07:25:06 UTC 2020
    - 5.9K bytes
    - Viewed (0)
  2. src/runtime/sys_openbsd_mips64.s

    	MOVV	name+0(FP), R4		// arg 1 - path
    	MOVW	mode+8(FP), R5		// arg 2 - mode
    	MOVW	perm+12(FP), R6		// arg 3 - perm
    	MOVV	$5, R2			// sys_open
    	SYSCALL
    	BEQ	R7, 2(PC)
    	MOVW	$-1, R2
    	MOVW	R2, ret+16(FP)
    	RET
    
    TEXT runtime·closefd(SB),NOSPLIT|NOFRAME,$0
    	MOVW	fd+0(FP), R4		// arg 1 - fd
    	MOVV	$6, R2			// sys_close
    	SYSCALL
    	BEQ	R7, 2(PC)
    	MOVW	$-1, R2
    	MOVW	R2, ret+8(FP)
    	RET
    
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Jun 06 18:49:01 UTC 2023
    - 8.8K bytes
    - Viewed (0)
  3. src/reflect/asm_arm.s

    // for more details.
    // No argsize here, gc generates argsize info at call site.
    TEXT ·makeFuncStub(SB),(NOSPLIT|WRAPPER),$20
    	NO_LOCAL_POINTERS
    	MOVW	R7, 4(R13)
    	MOVW	$argframe+0(FP), R1
    	MOVW	R1, 8(R13)
    	MOVW	$0, R1
    	MOVB	R1, 20(R13)
    	ADD	$20, R13, R1
    	MOVW	R1, 12(R13)
    	MOVW	$0, R1
    	MOVW	R1, 16(R13)
    	BL	·callReflect(SB)
    	RET
    
    // methodValueCall is the code half of the function returned by makeMethodValue.
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Apr 02 16:53:18 UTC 2021
    - 1.1K bytes
    - Viewed (0)
  4. src/runtime/sys_freebsd_arm64.s

    TEXT runtime·kevent(SB),NOSPLIT,$0
    	MOVW	kq+0(FP), R0
    	MOVD	ch+8(FP), R1
    	MOVW	nch+16(FP), R2
    	MOVD	ev+24(FP), R3
    	MOVW	nev+32(FP), R4
    	MOVD	ts+40(FP), R5
    	MOVD	$SYS_kevent, R8
    	SVC
    	BCC	ok
    	NEG	R0, R0
    ok:
    	MOVW	R0, ret+48(FP)
    	RET
    
    // func fcntl(fd, cmd, arg int32) (int32, int32)
    TEXT runtime·fcntl(SB),NOSPLIT,$0
    	MOVW	fd+0(FP), R0
    	MOVW	cmd+4(FP), R1
    	MOVW	arg+8(FP), R2
    	MOVD	$SYS_fcntl, R8
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Jun 06 18:49:01 UTC 2023
    - 9.5K bytes
    - Viewed (0)
  5. src/runtime/tls_arm.s

    	// if there is an _cgo_init, call it.
    	MOVW	_cgo_init(SB), R4
    	CMP	$0, R4
    	B.EQ	nocgo
    	MRC     15, 0, R0, C13, C0, 3 	// load TLS base pointer
    	MOVW 	R0, R3 			// arg 3: TLS base pointer
    #ifdef TLSG_IS_VARIABLE
    	MOVW 	$runtime·tls_g(SB), R2 	// arg 2: &tls_g
    #else
    	MOVW	$0, R2			// arg 2: not used when using platform tls
    #endif
    	MOVW	$setg_gcc<>(SB), R1 	// arg 1: setg
    	MOVW	g, R0 			// arg 0: G
    	BL	(R4) // will clobber R0-R3
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue May 10 20:38:07 UTC 2022
    - 3.5K bytes
    - Viewed (0)
  6. src/cmd/asm/internal/asm/testdata/mips.s

    	//		outcode(int($1), &$2, 0, &$4);
    	//	}
    	MOVW	R1, R2
    	MOVW	LO, R1
    	MOVW	HI, R1
    	MOVW	R1, LO
    	MOVW	R1, HI
    	MOVW	R1, R2
    	MOVW	LO, R1
    	MOVW	HI, R1
    	MOVW	R1, LO
    	MOVW	R1, HI
    
    	//	LMOVW addr ',' rreg
    	//	{
    	//		outcode(int($1), &$2, 0, &$4);
    	//	}
    	MOVW	foo<>+3(SB), R2
    	MOVW	16(R1), R2
    	MOVW	(R1), R2
    	MOVW	foo<>+3(SB), R2
    	MOVW	16(R1), R2
    	MOVW	(R1), R2
    	LL	(R1), R2
    
    	//	LMOVB rreg ',' rreg
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Aug 08 12:17:12 UTC 2023
    - 6.7K bytes
    - Viewed (0)
  7. src/crypto/internal/bigmod/nat_arm.s

    	ADD	R5<<2, R1, R5
    	MOVW	$0, R4
    	B E9
    
    L9:	MOVW.P	4(R2), R6
    	MULLU	R6, R3, (R7, R6)
    	ADD.S	R4, R6
    	ADC	R0, R7
    	MOVW	0(R1), R4
    	ADD.S	R4, R6
    	ADC	R0, R7
    	MOVW.P	R6, 4(R1)
    	MOVW	R7, R4
    
    E9:	TEQ	R1, R5
    	BNE	L9
    
    	MOVW	R4, c+12(FP)
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed May 24 22:37:58 UTC 2023
    - 900 bytes
    - Viewed (0)
  8. src/internal/runtime/atomic/atomic_ppc64x.s

    TEXT ·Or32(SB), NOSPLIT, $0-20
    	MOVD	ptr+0(FP), R3
    	MOVW	val+8(FP), R4
    	LWSYNC
    again:
    	LWAR	(R3), R6
    	OR	R4, R6, R7
    	STWCCC	R7, (R3)
    	BNE	again
    	MOVW	R6, ret+16(FP)
    	RET
    
    // func And32(addr *uint32, v uint32) old uint32
    TEXT ·And32(SB), NOSPLIT, $0-20
    	MOVD	ptr+0(FP), R3
    	MOVW	val+8(FP), R4
    	LWSYNC
    again:
    	LWAR	(R3),R6
    	AND	R4, R6, R7
    	STWCCC	R7, (R3)
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Mar 25 19:53:03 UTC 2024
    - 7.5K bytes
    - Viewed (0)
  9. src/runtime/sys_freebsd_riscv64.s

    TEXT runtime·kevent(SB),NOSPLIT,$0
    	MOVW	kq+0(FP), A0
    	MOV	ch+8(FP), A1
    	MOVW	nch+16(FP), A2
    	MOV	ev+24(FP), A3
    	MOVW	nev+32(FP), A4
    	MOV	ts+40(FP), A5
    	MOV	$SYS_kevent, T0
    	ECALL
    	BEQ	T0, ZERO, ok
    	NEG	A0, A0
    ok:
    	MOVW	A0, ret+48(FP)
    	RET
    
    // func fcntl(fd, cmd, arg int32) (int32, int32)
    TEXT runtime·fcntl(SB),NOSPLIT,$0
    	MOVW	fd+0(FP), A0
    	MOVW	cmd+4(FP), A1
    	MOVW	arg+8(FP), A2
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Jun 06 18:49:01 UTC 2023
    - 8.9K bytes
    - Viewed (0)
  10. src/internal/runtime/atomic/atomic_riscv64.s

    TEXT ·And(SB), NOSPLIT, $0-12
    	MOV	ptr+0(FP), A0
    	MOVW	val+8(FP), A1
    	AMOANDW	A1, (A0), ZERO
    	RET
    
    // func Or(ptr *uint32, val uint32)
    TEXT ·Or(SB), NOSPLIT, $0-12
    	MOV	ptr+0(FP), A0
    	MOVW	val+8(FP), A1
    	AMOORW	A1, (A0), ZERO
    	RET
    
    // func Or32(ptr *uint32, val uint32) uint32
    TEXT ·Or32(SB), NOSPLIT, $0-20
    	MOV	ptr+0(FP), A0
    	MOVW	val+8(FP), A1
    	AMOORW	A1, (A0), A2
    	MOVW	A2, ret+16(FP)
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Mar 25 19:53:03 UTC 2024
    - 7K bytes
    - Viewed (0)
Back to top