- Sort Score
- Num 10 results
- Language All
Results 391 - 396 of 396 for inappropriate (0.15 seconds)
-
CHANGELOG/CHANGELOG-1.34.md
- Kubeadm: avoid panicing if the user has malformed the kubeconfig in the cluster-info config map to not include a valid current context. Include proper validation at the appropriate locations and throw errors instead. ([#134723](https://github.com/kubernetes/kubernetes/pull/134723), [@neolit123](https://github.com/neolit123)) [SIG Cluster Lifecycle]
Created: Fri Apr 03 09:05:14 GMT 2026 - Last Modified: Thu Mar 19 03:19:43 GMT 2026 - 368.7K bytes - Click Count (2) -
CHANGELOG/CHANGELOG-1.32.md
- Kubeadm: avoid panicing if the user has malformed the kubeconfig in the cluster-info config map to not include a valid current context. Include proper validation at the appropriate locations and throw errors instead. ([#134725](https://github.com/kubernetes/kubernetes/pull/134725), [@neolit123](https://github.com/neolit123)) [SIG Cluster Lifecycle]
Created: Fri Apr 03 09:05:14 GMT 2026 - Last Modified: Thu Feb 26 23:58:21 GMT 2026 - 470.5K bytes - Click Count (0) -
CHANGELOG/CHANGELOG-1.20.md
- StatefulSet Controller now waits for PersistentVolumeClaim deletion before creating pods. ([#93457](https://github.com/kubernetes/kubernetes/pull/93457), [@ymmt2005](https://github.com/ymmt2005)) - StreamWatcher now calls HandleCrash at appropriate sequence. ([#93108](https://github.com/kubernetes/kubernetes/pull/93108), [@lixiaobing1](https://github.com/lixiaobing1))
Created: Fri Apr 03 09:05:14 GMT 2026 - Last Modified: Wed Jan 19 21:05:45 GMT 2022 - 409K bytes - Click Count (0) -
lib/fips140/v1.26.0.zip
路rcon+0x30(SB)/8, $0x0d0e0f0c0d0e0f0c // MASK DATA 路rcon+0x38(SB)/8, $0x0d0e0f0c0d0e0f0c // MASK DATA 路rcon+0x40(SB)/8, $0x0000000000000000 DATA 路rcon+0x48(SB)/8, $0x0000000000000000 GLOBL 路rcon(SB), RODATA, $80 // The following macros provide appropriate // implementations for endianness as well as // ISA specific for power8 and power9. #ifdef GOARCH_ppc64le # ifdef GOPPC64_power9 #define P8_LXVB16X(RA,RB,VT) LXVB16X (RA)(RB), VT #define P8_STXVB16X(VS,RA,RB) STXVB16X VS, (RA)(RB) # else #define...
Created: Tue Apr 07 11:13:11 GMT 2026 - Last Modified: Thu Jan 08 17:58:32 GMT 2026 - 660.3K bytes - Click Count (0) -
lib/fips140/v1.0.0-c2097c7c.zip
路rcon+0x30(SB)/8, $0x0d0e0f0c0d0e0f0c // MASK DATA 路rcon+0x38(SB)/8, $0x0d0e0f0c0d0e0f0c // MASK DATA 路rcon+0x40(SB)/8, $0x0000000000000000 DATA 路rcon+0x48(SB)/8, $0x0000000000000000 GLOBL 路rcon(SB), RODATA, $80 // The following macros provide appropriate // implementations for endianness as well as // ISA specific for power8 and power9. #ifdef GOARCH_ppc64le # ifdef GOPPC64_power9 #define P8_LXVB16X(RA,RB,VT) LXVB16X (RA)(RB), VT #define P8_STXVB16X(VS,RA,RB) STXVB16X VS, (RA)(RB) # else #define...
Created: Tue Apr 07 11:13:11 GMT 2026 - Last Modified: Thu Sep 25 19:53:19 GMT 2025 - 642.7K bytes - Click Count (0) -
docs/en/docs/release-notes.md
Created: Sun Apr 05 07:19:11 GMT 2026 - Last Modified: Fri Apr 03 12:07:04 GMT 2026 - 631K bytes - Click Count (0)