Search Options

Results per page
Sort
Preferred Languages
Advance

Results 11 - 13 of 13 for RLWINM (0.12 sec)

  1. src/cmd/vendor/golang.org/x/arch/ppc64/ppc64asm/tables.go

    	ORC:            "orc",
    	ORCCC:          "orc.",
    	NOP:            "nop",
    	ORI:            "ori",
    	ORIS:           "oris",
    	RLWIMI:         "rlwimi",
    	RLWIMICC:       "rlwimi.",
    	RLWINM:         "rlwinm",
    	RLWINMCC:       "rlwinm.",
    	RLWNM:          "rlwnm",
    	RLWNMCC:        "rlwnm.",
    	SLW:            "slw",
    	SLWCC:          "slw.",
    	SRAW:           "sraw",
    	SRAWCC:         "sraw.",
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Nov 22 17:16:14 UTC 2022
    - 334.7K bytes
    - Viewed (0)
  2. src/cmd/compile/internal/ppc64/ssa.go

    		p = s.Prog(obj.ANOP)
    		pbover.To.SetTarget(p)
    
    	case ssa.OpPPC64CLRLSLWI:
    		r := v.Reg()
    		r1 := v.Args[0].Reg()
    		shifts := v.AuxInt
    		p := s.Prog(v.Op.Asm())
    		// clrlslwi ra,rs,mb,sh will become rlwinm ra,rs,sh,mb-sh,31-sh as described in ISA
    		p.From = obj.Addr{Type: obj.TYPE_CONST, Offset: ssa.GetPPC64Shiftmb(shifts)}
    		p.AddRestSourceConst(ssa.GetPPC64Shiftsh(shifts))
    		p.Reg = r1
    		p.To.Type = obj.TYPE_REG
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed May 22 19:59:38 UTC 2024
    - 55.4K bytes
    - Viewed (0)
  3. src/cmd/compile/internal/ssa/opGen.go

    			},
    			outputs: []outputInfo{
    				{0, 1073733624}, // R3 R4 R5 R6 R7 R8 R9 R10 R11 R12 R14 R15 R16 R17 R18 R19 R20 R21 R22 R23 R24 R25 R26 R27 R28 R29
    			},
    		},
    	},
    	{
    		name:    "RLWINM",
    		auxType: auxInt64,
    		argLen:  1,
    		asm:     ppc64.ARLWNM,
    		reg: regInfo{
    			inputs: []inputInfo{
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu May 23 15:49:20 UTC 2024
    - 1M bytes
    - Viewed (0)
Back to top