Search Options

Results per page
Sort
Preferred Languages
Advance

Results 11 - 20 of 22 for LoweredNilCheck (0.29 sec)

  1. src/cmd/compile/internal/ssa/_gen/386Ops.go

    		{name: "LoweredGetCallerSP", argLength: 1, reg: gp01, rematerializeable: true},
    		//arg0=ptr,arg1=mem, returns void.  Faults if ptr is nil.
    		{name: "LoweredNilCheck", argLength: 2, reg: regInfo{inputs: []regMask{gpsp}}, clobberFlags: true, nilCheck: true, faultOnNilArg0: true},
    
    		// LoweredWB invokes runtime.gcWriteBarrier. arg0=mem, auxint=# of write barrier slots
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Mar 14 08:10:32 UTC 2023
    - 45.1K bytes
    - Viewed (0)
  2. src/cmd/compile/internal/ssa/_gen/MIPS64.rules

    				(ANDconst <typ.UInt64> [3]
    					(XORconst <typ.UInt64> [3] ptr)))))) mem)
    
    (AtomicAnd32 ...) => (LoweredAtomicAnd32 ...)
    (AtomicOr32  ...) => (LoweredAtomicOr32  ...)
    
    // checks
    (NilCheck ...) => (LoweredNilCheck ...)
    (IsNonNil ptr) => (SGTU ptr (MOVVconst [0]))
    (IsInBounds idx len) => (SGTU len idx)
    (IsSliceInBounds idx len) => (XOR (MOVVconst [1]) (SGTU idx len))
    
    // pseudo-ops
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Jul 31 03:59:48 UTC 2023
    - 41.9K bytes
    - Viewed (0)
  3. src/cmd/compile/internal/ssa/_gen/PPC64Ops.go

    		// See runtime/stubs.go for a more detailed discussion.
    		{name: "LoweredGetCallerPC", reg: gp01, rematerializeable: true},
    
    		//arg0=ptr,arg1=mem, returns void.  Faults if ptr is nil.
    		{name: "LoweredNilCheck", argLength: 2, reg: regInfo{inputs: []regMask{gp | sp | sb}, clobbers: tmp}, clobberFlags: true, nilCheck: true, faultOnNilArg0: true},
    		// Round ops to block fused-multiply-add extraction.
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed May 22 19:59:38 UTC 2024
    - 43.8K bytes
    - Viewed (0)
  4. src/cmd/compile/internal/ssa/_gen/S390XOps.go

    		// the result should be the PC within f that g will return to.
    		// See runtime/stubs.go for a more detailed discussion.
    		{name: "LoweredGetCallerPC", reg: gp01, rematerializeable: true},
    		{name: "LoweredNilCheck", argLength: 2, reg: regInfo{inputs: []regMask{ptrsp}}, clobberFlags: true, nilCheck: true, faultOnNilArg0: true},
    		// Round ops to block fused-multiply-add extraction.
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Feb 24 00:21:13 UTC 2023
    - 52.5K bytes
    - Viewed (0)
  5. src/cmd/compile/internal/ssa/_gen/ARM64Ops.go

    		// pseudo-ops
    		{name: "LoweredNilCheck", argLength: 2, reg: regInfo{inputs: []regMask{gpg}}, nilCheck: true, faultOnNilArg0: true}, // panic if arg0 is nil.  arg1=mem.
    
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu May 23 15:49:20 UTC 2024
    - 58.8K bytes
    - Viewed (0)
  6. src/cmd/compile/internal/ssa/_gen/PPC64.rules

    (GetCallerPC ...) => (LoweredGetCallerPC ...)
    (IsNonNil ptr) => (NotEqual (CMPconst [0] ptr))
    (IsInBounds idx len) => (LessThan (CMPU idx len))
    (IsSliceInBounds idx len) => (LessEqual (CMPU idx len))
    (NilCheck ...) => (LoweredNilCheck ...)
    
    // Write barrier.
    (WB ...) => (LoweredWB ...)
    
    // Publication barrier as intrinsic
    (PubBarrier ...) => (LoweredPubBarrier ...)
    
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Jun 07 19:02:52 UTC 2024
    - 53.2K bytes
    - Viewed (0)
  7. src/cmd/compile/internal/ssa/_gen/S390X.rules

    (IsInBounds idx len) => (LOCGR {s390x.Less} (MOVDconst [0]) (MOVDconst [1]) (CMPU idx len))
    (IsSliceInBounds idx len) => (LOCGR {s390x.LessOrEqual} (MOVDconst [0]) (MOVDconst [1]) (CMPU idx len))
    (NilCheck ...) => (LoweredNilCheck ...)
    (GetG ...) => (LoweredGetG ...)
    (GetClosurePtr ...) => (LoweredGetClosurePtr ...)
    (GetCallerSP ...) => (LoweredGetCallerSP ...)
    (GetCallerPC ...) => (LoweredGetCallerPC ...)
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu Oct 12 18:09:26 UTC 2023
    - 74.3K bytes
    - Viewed (0)
  8. src/cmd/compile/internal/ssa/_gen/AMD64Ops.go

    		{name: "LoweredGetCallerSP", argLength: 1, reg: gp01, rematerializeable: true},
    		//arg0=ptr,arg1=mem, returns void.  Faults if ptr is nil.
    		{name: "LoweredNilCheck", argLength: 2, reg: regInfo{inputs: []regMask{gpsp}}, clobberFlags: true, nilCheck: true, faultOnNilArg0: true},
    		// LoweredWB invokes runtime.gcWriteBarrier{auxint}. arg0=mem, auxint=# of buffer entries needed.
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Aug 04 16:40:24 UTC 2023
    - 98K bytes
    - Viewed (1)
  9. src/cmd/compile/internal/ssa/_gen/AMD64.rules

    // Miscellaneous
    (IsNonNil p) => (SETNE (TESTQ p p))
    (IsInBounds idx len) => (SETB (CMPQ idx len))
    (IsSliceInBounds idx len) => (SETBE (CMPQ idx len))
    (NilCheck ...) => (LoweredNilCheck ...)
    (GetG mem) && v.Block.Func.OwnAux.Fn.ABI() != obj.ABIInternal => (LoweredGetG mem) // only lower in old ABI. in new ABI we have a G register.
    (GetClosurePtr ...) => (LoweredGetClosurePtr ...)
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Mar 12 19:38:41 UTC 2024
    - 93.9K bytes
    - Viewed (0)
  10. src/cmd/compile/internal/ssa/_gen/ARM.rules

    		mem)
    
    // calls
    (StaticCall ...) => (CALLstatic ...)
    (ClosureCall ...) => (CALLclosure ...)
    (InterCall ...) => (CALLinter ...)
    (TailCall ...) => (CALLtail ...)
    
    // checks
    (NilCheck ...) => (LoweredNilCheck ...)
    (IsNonNil ptr) => (NotEqual (CMPconst [0] ptr))
    (IsInBounds idx len) => (LessThanU (CMP idx len))
    (IsSliceInBounds idx len) => (LessEqualU (CMP idx len))
    
    // pseudo-ops
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Nov 20 17:19:36 UTC 2023
    - 90.1K bytes
    - Viewed (0)
Back to top