Search Options

Results per page
Sort
Preferred Languages
Advance

Results 11 - 14 of 14 for F64Const (0.2 sec)

  1. src/reflect/asm_wasm.s

    // for more details.
    // No arg size here; runtime pulls arg map out of the func value.
    TEXT ·makeFuncStub(SB),(NOSPLIT|WRAPPER),$40
    	NO_LOCAL_POINTERS
    
    	MOVD CTXT, 0(SP)
    
    	Get SP
    	Get SP
    	I64ExtendI32U
    	I64Const $argframe+0(FP)
    	I64Add
    	I64Store $8
    
    	MOVB $0, 32(SP)
    	MOVD $32(SP), 16(SP)
    	MOVD $0, 24(SP)
    
    	CALL ·callReflect(SB)
    	RET
    
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Apr 02 16:53:18 UTC 2021
    - 1.1K bytes
    - Viewed (0)
  2. src/internal/bytealg/indexbyte_wasm.s

    	I64ExtendI32S
    	Set R0
    
    	Get SP
    	I64Const $-1
    	Get R0
    	I64Load b_base+0(FP)
    	I64Sub
    	Get R0
    	I64Eqz $0
    	Select
    	I64Store ret+32(FP)
    
    	RET
    
    TEXT ·IndexByteString(SB), NOSPLIT, $0-32
    	Get SP
    	I64Load s_base+0(FP)
    	I32WrapI64
    	I32Load8U c+16(FP)
    	I64Load s_len+8(FP)
    	I32WrapI64
    	Call memchr<>(SB)
    	I64ExtendI32S
    	Set R0
    
    	I64Const $-1
    	Get R0
    	I64Load s_base+0(FP)
    	I64Sub
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Mar 29 03:59:19 UTC 2019
    - 2.5K bytes
    - Viewed (0)
  3. src/cmd/internal/obj/wasm/wasmobj.go

    		//   g._panic.argp = bottom-of-frame
    		// }
    		//
    		// MOVD g_panic(g), R0
    		// Get R0
    		// I64Eqz
    		// Not
    		// If
    		//   Get SP
    		//   I64ExtendI32U
    		//   I64Const $framesize+8
    		//   I64Add
    		//   I64Load panic_argp(R0)
    		//   I64Eq
    		//   If
    		//     MOVD SP, panic_argp(R0)
    		//   End
    		// End
    
    		gpanic := obj.Addr{
    			Type:   obj.TYPE_MEM,
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed Jun 14 00:03:57 UTC 2023
    - 34.6K bytes
    - Viewed (0)
  4. src/cmd/compile/internal/ssa/opGen.go

    				{0, 1407374883618815}, // R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 R10 R11 R12 R13 R14 R15 SP SB
    			},
    		},
    	},
    	{
    		name:              "I64Const",
    		auxType:           auxInt64,
    		argLen:            0,
    		rematerializeable: true,
    		reg: regInfo{
    			outputs: []outputInfo{
    				{0, 65535}, // R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 R10 R11 R12 R13 R14 R15
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu May 23 15:49:20 UTC 2024
    - 1M bytes
    - Viewed (0)
Back to top