- Sort Score
- Result 10 results
- Languages All
Results 11 - 20 of 258 for lowering (0.12 sec)
-
tensorflow/compiler/mlir/lite/experimental/tac/README.md
# Target Aware Conversion (TAC) Different hardwares have different capabilities and restrictions. TAC is designed to leverage hardwares' capabilities to: * Perform device-specific optimizations (such as unsupported ops lowering, layout transformations, etc.) * Graph partitioning based on the hardware costs modeling. * It supports general import/export where you can hook your own
Registered: Sun Jun 16 05:45:23 UTC 2024 - Last Modified: Tue Mar 29 18:32:13 UTC 2022 - 11.6K bytes - Viewed (0) -
src/cmd/compile/internal/ssa/config.go
Types Types lowerBlock blockRewriter // block lowering function, first round lowerValue valueRewriter // value lowering function, first round lateLowerBlock blockRewriter // block lowering function that needs to be run after the first round; only used on some architectures lateLowerValue valueRewriter // value lowering function that needs to be run after the first round; only used on some architectures
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Tue Apr 02 16:11:47 UTC 2024 - 12.9K bytes - Viewed (0) -
tensorflow/compiler/mlir/tensorflow/transforms/lower_tf_test_pass.cc
// Lowers some of the TensorFlow operations that can be represented using other // TensorFlow operations. struct LowerTF : public impl::TestTensorFlowLowerTFPassBase<LowerTF> { void runOnOperation() override { // Add lowering patterns to the list. RewritePatternSet patterns(&getContext()); if (default_patterns_) { mlir::TF::PopulateLoweringTFPatterns(&getContext(), &patterns); } if (pre_hlo_patterns_) {
Registered: Sun Jun 16 05:45:23 UTC 2024 - Last Modified: Tue Oct 04 09:19:38 UTC 2022 - 1.9K bytes - Viewed (0) -
tensorflow/compiler/mlir/tf2xla/transforms/legalization_op_config.h
bool IsOpAllowedTf2xlaFallback(const TypeID& type_id); // Whether this type is Preferred to use a TF2XLA fallback kernel when using // the MLIR bridge. If this is true, then the TF2XLA fallback kernel will be // used over the MLIR lowering. bool IsOpAllowedTf2xlaPreferred(const TypeID& type_id); } // namespace mhlo } // namespace mlir
Registered: Sun Jun 16 05:45:23 UTC 2024 - Last Modified: Mon Feb 26 20:53:25 UTC 2024 - 2K bytes - Viewed (0) -
tensorflow/compiler/mlir/tensorflow/transforms/decompose_resource_ops_pass.cc
struct DecomposeResourceOpsPass : public impl::DecomposeResourceOpsPassBase<DecomposeResourceOpsPass> { void runOnOperation() override { // Add lowering patterns to the list. RewritePatternSet patterns(&getContext()); TF::PopulateDecomposeResourceOpsPatterns(&getContext(), &patterns); if (failed(applyPatternsAndFoldGreedily(getOperation(),
Registered: Sun Jun 16 05:45:23 UTC 2024 - Last Modified: Fri Sep 08 20:01:13 UTC 2023 - 8K bytes - Viewed (0) -
tensorflow/compiler/mlir/lite/quantization/ir/Passes.h
/// Creates a pass that converts constants followed by a qbarrier to a /// constant whose value is quantized. This is typically one of the last /// passes done when lowering to express actual quantized arithmetic in a /// low level representation. Because it modifies the constant, it is /// destructive and cannot be undone. std::unique_ptr<OperationPass<func::FuncOp>> createConvertConstPass();
Registered: Sun Jun 16 05:45:23 UTC 2024 - Last Modified: Fri Jul 29 18:55:28 UTC 2022 - 2.3K bytes - Viewed (0) -
analysis/analysis-api-fe10/src/org/jetbrains/kotlin/analysis/api/descriptors/utils/InlineDelegatedPropertyAccessorsAnalyzer.kt
// IDE tries to acquire its bytecode via the index, however, // the index doesn't cover classfiles from compiler output, // so the lowering fails. // // To solve the problem, we need to find all delegated properties with inline accessors // reachable from files that will be compiled, and include files these inline accessors
Registered: Wed Jun 12 09:53:16 UTC 2024 - Last Modified: Wed May 22 06:28:34 UTC 2024 - 3.6K bytes - Viewed (0) -
tensorflow/compiler/mlir/tfrt/tests/mlrt/tf_to_mlrt.mlir
// CHECK: mlrt.await_handle [[handle_1]] mlrt.await_handle %handle_0 mlrt.await_handle %handle_1 // CHECK: return [[result]] return %result : tensor<i32> } // ----- // Test lowering tf.If func.func @then(%x: tensor<i32>, %y: tensor<i32>) -> tensor<i32> { return %x: tensor<i32> } func.func @else(%x: tensor<i32>, %y: tensor<i32>) -> tensor<i32> { return %y: tensor<i32> }
Registered: Sun Jun 16 05:45:23 UTC 2024 - Last Modified: Fri May 31 20:44:15 UTC 2024 - 24.7K bytes - Viewed (0) -
tensorflow/compiler/mlir/tensorflow/ir/tf_device.h
namespace mlir { namespace tf_device { // The TensorFlow Device dialect. // // This dialect contains operations to describe/launch computations on devices. // These operations do not map 1-1 to TensorFlow ops and requires a lowering // pass later to transform them into Compile/Run op pairs, like XlaCompile and // XlaRun. class TensorFlowDeviceDialect : public Dialect { public: static StringRef getDialectNamespace() { return "tf_device"; }
Registered: Sun Jun 16 05:45:23 UTC 2024 - Last Modified: Tue Mar 22 14:25:57 UTC 2022 - 2.2K bytes - Viewed (0) -
tensorflow/compiler/mlir/tensorflow/transforms/test_passes.h
namespace mlir { namespace tf_test { // Returns test pass for variable freezing. std::unique_ptr<OperationPass<ModuleOp>> CreateFreezeVariableTestPass(); // Test pass for applying TF->TF lowering patterns. std::unique_ptr<OperationPass<func::FuncOp>> CreateTestTFLowerTFPass(); // Test passes for visitor util. std::unique_ptr<OperationPass<func::FuncOp>> CreateTestVisitorUtilPass();
Registered: Sun Jun 16 05:45:23 UTC 2024 - Last Modified: Fri Mar 03 00:21:29 UTC 2023 - 3.3K bytes - Viewed (0)