dilation_h - Code Search

tensorflow/compiler/mlir/tensorflow/tests/fused_kernel_matcher.mlir

func.func @conv2DBiasAdd_noActivation(%arg0: tensor<128xf32>, %arg1: tensor<1x1x3x128xf32>, %arg2: tensor<8x32x32x3xf32>) -> (tensor<*xf32>) {

Registered: Sun Jun 16 05:45:23 UTC 2024

- Last Modified: Mon Oct 30 06:52:55 UTC 2023

- 13.2K bytes

- Viewed (0)

github.com/tensorflow/tensorflow

tensorflow/compiler/mlir/quantization/tensorflow/tests/quantize_composite_functions_weight_only.mlir

    %conv = "tf.Conv2D"(%arg0, %arg1) {attr_map = "0:strides,1:use_cudnn_on_gpu,2:padding,3:explicit_paddings,4:dilations", data_format = "NHWC", device = "", dilations = [1, 2, 2, 1], explicit_paddings = [], padding = "SAME", strides = [1, 1, 2, 1], use_cudnn_on_gpu = true} : (tensor<1x2x2x3xf32>, tensor<2x3x3x2xf32>) -> tensor<*xf32>
    return %conv : tensor<*xf32>
  }

Registered: Sun Jun 16 05:45:23 UTC 2024

- Last Modified: Mon Oct 30 06:52:55 UTC 2023

- 11.3K bytes

- Viewed (0)

github.com/tensorflow/tensorflow

tensorflow/compiler/mlir/quantization/tensorflow/tests/quantize_composite_functions.mlir

    %0 = "tf.Conv2D"(%arg0, %arg1) {attr_map = "0:strides,1:use_cudnn_on_gpu,2:padding,3:explicit_paddings,4:dilations", data_format = "NHWC", device = "", dilations = [1, 1, 1, 1], explicit_paddings = [], padding = "VALID", strides = [1, 1, 2, 1], use_cudnn_on_gpu = true} : (tensor<*xf32>, tensor<*xf32>) -> tensor<*xf32>

Registered: Sun Jun 16 05:45:23 UTC 2024

- Last Modified: Mon Nov 06 01:23:21 UTC 2023

- 15.2K bytes

- Viewed (0)

github.com/tensorflow/tensorflow

tensorflow/compiler/mlir/quantization/tensorflow/tests/quantize_composite_functions_xla.mlir

    %0 = "tf.Conv2D"(%arg0, %arg1) {attr_map = "0:strides,1:use_cudnn_on_gpu,2:padding,3:explicit_paddings,4:dilations", data_format = "NHWC", device = "", dilations = [1, 1, 1, 1], explicit_paddings = [], padding = "VALID", strides = [1, 1, 2, 1], use_cudnn_on_gpu = true} : (tensor<*xf32>, tensor<*xf32>) -> tensor<*xf32>

Registered: Sun Jun 16 05:45:23 UTC 2024

- Last Modified: Mon Jan 08 01:16:10 UTC 2024

- 25.2K bytes

- Viewed (0)

github.com/tensorflow/tensorflow

tensorflow/compiler/mlir/quantization/tensorflow/tests/quantize_composite_functions_drq.mlir

    %conv = "tf.Conv2D"(%arg0, %arg1) {attr_map = "0:strides,1:use_cudnn_on_gpu,2:padding,3:explicit_paddings,4:dilations", data_format = "NHWC", device = "", dilations = [1, 2, 2, 1], explicit_paddings = [], padding = "SAME", strides = [1, 1, 2, 1], use_cudnn_on_gpu = true} : (tensor<1x2x2x3xf32>, tensor<2x3x3x2xf32>) -> tensor<*xf32>
    return %conv : tensor<*xf32>
  }

Registered: Sun Jun 16 05:45:23 UTC 2024

- Last Modified: Fri Jan 05 18:35:42 UTC 2024

- 9.8K bytes

- Viewed (0)

github.com/tensorflow/tensorflow

tensorflow/compiler/mlir/lite/tests/dilated-conv.mlir

  // CHECK-NEXT: [[RESULT0:%.*]] = "tf.Conv2D"([[INPUT]], [[FILTER]]) <{dilations = [1, 2, 2, 1], padding = "VALID", strides = [1, 1, 1, 1]}> : (tensor<1x128x128x3xf32>, tensor<5x5x3x8xf32>) -> tensor<1x120x120x8xf32>

Registered: Sun Jun 16 05:45:23 UTC 2024

- Last Modified: Mon Oct 30 06:52:55 UTC 2023

- 44.7K bytes

- Viewed (0)

github.com/tensorflow/tensorflow

tensorflow/compiler/mlir/lite/transforms/legalize_tf.cc

  IntegerAttr dilation_depth_factor, dilation_height_factor,
      dilation_width_factor;
  if (!TFIntListIs1XYZ1(op, "dilations", &dilation_depth_factor,
                        &dilation_height_factor, &dilation_width_factor)) {
    // If the 'dilations' attribute is missing, we use the default value (1)
    // for all dilation depth, height and width factor.
    dilation_depth_factor = rewriter.getI32IntegerAttr(1);

Registered: Sun Jun 16 05:45:23 UTC 2024

- Last Modified: Mon May 20 20:06:54 UTC 2024

- 45.2K bytes

- Viewed (0)

github.com/tensorflow/tensorflow

tensorflow/compiler/mlir/quantization/stablehlo/tests/components/tf_to_stablehlo.mlir

  %cst_2 = "tf.Const"() {value = dense<[0.3, 0.4]> : tensor<2xf32>} : () -> tensor<2xf32>
  %0 = "tf.Conv2D"(%arg_0, %cst_0) {data_format = "NHWC", dilations = [1, 1, 2, 1], explicit_paddings = [], padding = "SAME", strides = [1, 1, 2, 1], use_cudnn_on_gpu = true} : (tensor<1x3x4x3xf32>, tensor<2x3x3x2xf32>) -> tensor<1x3x2x2xf32>

Registered: Sun Jun 16 05:45:23 UTC 2024

- Last Modified: Mon Apr 08 20:05:12 UTC 2024

- 13.6K bytes

- Viewed (0)

github.com/tensorflow/tensorflow

tensorflow/compiler/mlir/quantization/tensorflow/tests/quantize_xla.mlir

  %conv = "tf.Conv2D"(%dq_input, %dq_weight) {attr_map = "0:strides,1:use_cudnn_on_gpu,2:padding,3:explicit_paddings,4:dilations", data_format = "NHWC", device = "", dilations = [1, 1, 1, 1], explicit_paddings = [], padding = "VALID", strides = [1, 1, 2, 1], use_cudnn_on_gpu = true} : (tensor<1x3x4x3xf32>, tensor<2x3x3x2xf32>) -> tensor<*xf32>

Registered: Sun Jun 16 05:45:23 UTC 2024

- Last Modified: Wed May 08 19:32:28 UTC 2024

- 11.4K bytes

- Viewed (0)

github.com/tensorflow/tensorflow

tensorflow/compiler/mlir/quantization/tensorflow/passes/replace_cast_hacks_with_tf_xla_ops.cc

    emitError(loc,
              "zero point is expected to be a constant with a single value");
    return {};
  }
  if (strides.size() != num_dims || dilations.size() != num_dims) {
    emitError(loc,
              absl::StrFormat(
                  "strides and dilations are expected to be %d-element arrays",
                  num_dims));
    return {};
  }

  xla::ConvolutionDimensionNumbers dnums;

Registered: Sun Jun 16 05:45:23 UTC 2024

- Last Modified: Thu Apr 25 16:01:03 UTC 2024

- 47.1K bytes

- Viewed (0)

Search Options