- Sort Score
- Result 10 results
- Languages All
Results 51 - 52 of 52 for isF32 (0.07 sec)
-
src/cmd/internal/obj/ppc64/obj9.go
switch { case isS32 && p.From.Offset&0xFFFF == 0 && p.From.Offset != 0: p.As = AADDIS p.From.Offset >>= 16 p.Reg = REG_R0 case isU32 && p.From.Offset&0xFFFF == 0 && p.From.Offset != 0: p.As = AORIS p.From.Offset >>= 16 p.Reg = REG_R0 case isS32 || isU32 || isS34: // The assembler can generate this opcode in 1 (on Power10) or 2 opcodes.
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Wed May 22 18:17:17 UTC 2024 - 40.8K bytes - Viewed (0) -
tensorflow/compiler/mlir/tf2xla/transforms/legalize_tf.cc
Eigen::NumTraits<Eigen::bfloat16>::epsilon()); auto value = APFloat(APFloat::BFloat(), APInt(16, raw_epsilon)); return DenseElementsAttr::get(scalar_ty, value); } else if (element_ty.isF32()) { auto value = APFloat(std::numeric_limits<float>::epsilon()); return DenseElementsAttr::get(scalar_ty, value); } else if (element_ty.isF64()) { auto value = APFloat(std::numeric_limits<double>::epsilon());
Registered: Sun Jun 16 05:45:23 UTC 2024 - Last Modified: Tue Jun 11 20:00:43 UTC 2024 - 291.8K bytes - Viewed (0)