Search Options

Results per page
Sort
Preferred Languages
Advance

Results 51 - 60 of 104 for cmpw (0.14 sec)

  1. src/cmd/compile/internal/ssa/rewrite386.go

    			cmp := v_0.Args[0]
    			b.resetWithControl(Block386GE, cmp)
    			return true
    		}
    		// match: (If (SETEQ cmp) yes no)
    		// result: (EQ cmp yes no)
    		for b.Controls[0].Op == Op386SETEQ {
    			v_0 := b.Controls[0]
    			cmp := v_0.Args[0]
    			b.resetWithControl(Block386EQ, cmp)
    			return true
    		}
    		// match: (If (SETNE cmp) yes no)
    		// result: (NE cmp yes no)
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Apr 21 21:05:46 UTC 2023
    - 262.4K bytes
    - Viewed (0)
  2. src/internal/bytealg/compare_ppc64x.s

    	RET
    
    	PCALIGN	$16
    cmp4:	// 4 - 7B
    	CMP	R9,$4
    	BLT	cmp2
    	ANDCC	$3,R9,R9
    	_LWBEX	(R0)(R5),R10
    	_LWBEX	(R0)(R6),R11
    	_LWBEX	(R9)(R5),R12
    	_LWBEX	(R9)(R6),R14
    	RLDIMI	$32,R10,$0,R12
    	RLDIMI	$32,R11,$0,R14
    	CMPU	R12,R14
    	BR	cmp0
    
    	PCALIGN $16
    cmp2:	// 2 - 3B
    	CMP	R9,$2
    	BLT	cmp1
    	ANDCC	$1,R9,R9
    	_LHBEX	(R0)(R5),R10
    	_LHBEX	(R0)(R6),R11
    	_LHBEX	(R9)(R5),R12
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Aug 28 17:33:20 UTC 2023
    - 6.7K bytes
    - Viewed (0)
  3. src/runtime/sys_linux_arm64.s

    	MOVD	R12, -24(R1)
    	MOVD	$1234, R10
    	MOVD	R10, -32(R1)
    
    	MOVD	$SYS_clone, R8
    	SVC
    
    	// In parent, return.
    	CMP	ZR, R0
    	BEQ	child
    	MOVW	R0, ret+40(FP)
    	RET
    child:
    
    	// In child, on new stack.
    	MOVD	-32(RSP), R10
    	MOVD	$1234, R0
    	CMP	R0, R10
    	BEQ	good
    	MOVD	$0, R0
    	MOVD	R0, (R0)	// crash
    
    good:
    	// Initialize m->procid to Linux tid
    	MOVD	$SYS_gettid, R8
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Mar 24 18:53:44 UTC 2023
    - 16.7K bytes
    - Viewed (0)
  4. src/internal/bytealg/indexbyte_ppc64x.s

    	RET
    
    cmp4:	// Length 4 - 7
    	CMPU	R4,$4
    	BLT	cmp2
    	MOVD	$-4,R11
    	ADD	$-4,R4,R4
    
    	_LWBEX	(R0)(R3),R10
    	_LWBEX	(R11)(R9),R11
    	CMPB	R10,R5,R10
    	CMPB	R11,R5,R11
    	CNTLZW	R10,R10
    	CNTLZW	R11,R11
    	CMPU	R10,$32
    	CMPU	R11,$32,CR1
    	SRD	$3,R10,R3
    	SRD	$3,R11,R11
    	BNE	found
    
    	ADD	R4,R11,R4
    	MOVD	$-1,R3
    	ISEL	CR1EQ,R3,R4,R3
    	RET
    
    cmp2:	// Length 2 - 3
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Apr 21 16:10:29 UTC 2023
    - 6.3K bytes
    - Viewed (0)
  5. src/cmd/asm/internal/asm/testdata/arm64error.s

    	SUBSW	R7@>2, R5, R16                                   // ERROR "unsupported shift operator"
    	CMP	R7@>2, R5                                        // ERROR "unsupported shift operator"
    	CMPW	R7@>2, R5                                        // ERROR "unsupported shift operator"
    	CMN	R7@>2, R5                                        // ERROR "unsupported shift operator"
    	CMNW	R7@>2, R5                                        // ERROR "unsupported shift operator"
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Dec 08 03:28:17 UTC 2023
    - 37.8K bytes
    - Viewed (0)
  6. src/cmd/compile/internal/ssa/shortcircuit_test.go

    			Goto("b1")),
    		Bloc("b1",
    			Valu("cmp1", OpLess64, c.config.Types.Bool, 0, nil, "arg1", "arg2"),
    			If("cmp1", "b2", "b3")),
    		Bloc("b2",
    			Valu("cmp2", OpLess64, c.config.Types.Bool, 0, nil, "arg2", "arg3"),
    			Goto("b3")),
    		Bloc("b3",
    			Valu("phi2", OpPhi, c.config.Types.Bool, 0, nil, "cmp1", "cmp2"),
    			If("phi2", "b4", "b5")),
    		Bloc("b4",
    			Valu("cmp3", OpLess64, c.config.Types.Bool, 0, nil, "arg3", "arg1"),
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue May 09 23:01:51 UTC 2017
    - 1.3K bytes
    - Viewed (0)
  7. src/cmd/asm/internal/asm/asm.go

    				prog.To = a[2]
    			}
    		case sys.I386:
    			prog.From = a[0]
    			prog.AddRestSource(a[1])
    			prog.To = a[2]
    		case sys.PPC64:
    			if arch.IsPPC64CMP(op) {
    				// CMPW etc.; third argument is a CR register that goes into prog.Reg.
    				prog.From = a[0]
    				prog.Reg = p.getRegister(prog, op, &a[2])
    				prog.To = a[1]
    				break
    			}
    
    			prog.From = a[0]
    			prog.To = a[2]
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed May 22 02:04:54 UTC 2024
    - 25.5K bytes
    - Viewed (0)
  8. src/cmd/vendor/golang.org/x/arch/ppc64/ppc64asm/tables.go

    	BCCTRL:         "bcctrl",
    	BCLR:           "bclr",
    	BCLRL:          "bclrl",
    	CMPW:           "cmpw",
    	CMPD:           "cmpd",
    	CMP:            "cmp",
    	CMPWI:          "cmpwi",
    	CMPDI:          "cmpdi",
    	CMPI:           "cmpi",
    	CMPLW:          "cmplw",
    	CMPLD:          "cmpld",
    	CMPL:           "cmpl",
    	CMPLWI:         "cmplwi",
    	CMPLDI:         "cmpldi",
    	CMPLI:          "cmpli",
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Nov 22 17:16:14 UTC 2022
    - 334.7K bytes
    - Viewed (0)
  9. src/cmd/compile/internal/ssa/_gen/AMD64.rules

    // Fold boolean tests into blocks
    (NE (TESTB (SETL  cmp) (SETL  cmp)) yes no) => (LT  cmp yes no)
    (NE (TESTB (SETLE cmp) (SETLE cmp)) yes no) => (LE  cmp yes no)
    (NE (TESTB (SETG  cmp) (SETG  cmp)) yes no) => (GT  cmp yes no)
    (NE (TESTB (SETGE cmp) (SETGE cmp)) yes no) => (GE  cmp yes no)
    (NE (TESTB (SETEQ cmp) (SETEQ cmp)) yes no) => (EQ  cmp yes no)
    (NE (TESTB (SETNE cmp) (SETNE cmp)) yes no) => (NE  cmp yes no)
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Mar 12 19:38:41 UTC 2024
    - 93.9K bytes
    - Viewed (0)
  10. src/runtime/asm_amd64.s

    	MOVQ	SP, (g_stack+stack_hi)(DI)
    
    	// find out information about the processor we're on
    	MOVL	$0, AX
    	CPUID
    	CMPL	AX, $0
    	JE	nocpuinfo
    
    	CMPL	BX, $0x756E6547  // "Genu"
    	JNE	notintel
    	CMPL	DX, $0x49656E69  // "ineI"
    	JNE	notintel
    	CMPL	CX, $0x6C65746E  // "ntel"
    	JNE	notintel
    	MOVB	$1, runtime·isIntel(SB)
    
    notintel:
    	// Load EAX=1 cpuid flags
    	MOVL	$1, AX
    	CPUID
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Sat May 11 20:38:24 UTC 2024
    - 60.4K bytes
    - Viewed (0)
Back to top