Search Options

Results per page
Sort
Preferred Languages
Advance

Results 41 - 50 of 51 for divwe (0.12 sec)

  1. src/cmd/compile/internal/ssa/rewritePPC64.go

    	}
    	return false
    }
    func rewriteValuePPC64_OpDiv16u(v *Value) bool {
    	v_1 := v.Args[1]
    	v_0 := v.Args[0]
    	b := v.Block
    	typ := &b.Func.Config.Types
    	// match: (Div16u x y)
    	// result: (DIVWU (ZeroExt16to32 x) (ZeroExt16to32 y))
    	for {
    		x := v_0
    		y := v_1
    		v.reset(OpPPC64DIVWU)
    		v0 := b.NewValue0(v.Pos, OpZeroExt16to32, typ.UInt32)
    		v0.AddArg(x)
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Jun 07 19:02:52 UTC 2024
    - 360.2K bytes
    - Viewed (0)
  2. src/cmd/compile/internal/ssa/rewriteS390X.go

    		return true
    	}
    }
    func rewriteValueS390X_OpDiv16u(v *Value) bool {
    	v_1 := v.Args[1]
    	v_0 := v.Args[0]
    	b := v.Block
    	typ := &b.Func.Config.Types
    	// match: (Div16u x y)
    	// result: (DIVWU (MOVHZreg x) (MOVHZreg y))
    	for {
    		x := v_0
    		y := v_1
    		v.reset(OpS390XDIVWU)
    		v0 := b.NewValue0(v.Pos, OpS390XMOVHZreg, typ.UInt64)
    		v0.AddArg(x)
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu Oct 12 18:09:26 UTC 2023
    - 395.1K bytes
    - Viewed (0)
  3. src/cmd/compile/internal/ssa/_gen/ARM64Ops.go

    		{name: "UDIV", argLength: 2, reg: gp21, asm: "UDIV"},                                                          // arg0 / arg1, unsigned
    		{name: "DIVW", argLength: 2, reg: gp21, asm: "SDIVW"},                                                         // arg0 / arg1, signed, 32 bit
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu May 23 15:49:20 UTC 2024
    - 58.8K bytes
    - Viewed (0)
  4. src/cmd/compile/internal/ssa/rewriteRISCV64.go

    		return true
    	}
    }
    func rewriteValueRISCV64_OpDiv16(v *Value) bool {
    	v_1 := v.Args[1]
    	v_0 := v.Args[0]
    	b := v.Block
    	typ := &b.Func.Config.Types
    	// match: (Div16 x y [false])
    	// result: (DIVW (SignExt16to32 x) (SignExt16to32 y))
    	for {
    		if auxIntToBool(v.AuxInt) != false {
    			break
    		}
    		x := v_0
    		y := v_1
    		v.reset(OpRISCV64DIVW)
    		v0 := b.NewValue0(v.Pos, OpSignExt16to32, typ.Int32)
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu Mar 07 14:57:07 UTC 2024
    - 205.1K bytes
    - Viewed (0)
  5. src/cmd/asm/internal/asm/testdata/amd64enc.s

    	DECB DL                                 // feca
    	DECB R11                                // 41fecb
    	DIVW (BX)                               // 66f733
    	DIVW (R11)                              // 6641f733
    	DIVW DX                                 // 66f7f2
    	DIVW R11                                // 6641f7f3
    	DIVL (BX)                               // f733
    	DIVL (R11)                              // 41f733
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Oct 08 21:38:44 UTC 2021
    - 581.9K bytes
    - Viewed (0)
  6. src/cmd/compile/internal/ssa/rewriteAMD64.go

    	}
    }
    func rewriteValueAMD64_OpDiv16u(v *Value) bool {
    	v_1 := v.Args[1]
    	v_0 := v.Args[0]
    	b := v.Block
    	typ := &b.Func.Config.Types
    	// match: (Div16u x y)
    	// result: (Select0 (DIVWU x y))
    	for {
    		x := v_0
    		y := v_1
    		v.reset(OpSelect0)
    		v0 := b.NewValue0(v.Pos, OpAMD64DIVWU, types.NewTuple(typ.UInt16, typ.UInt16))
    		v0.AddArg2(x, y)
    		v.AddArg(v0)
    		return true
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Mar 12 19:38:41 UTC 2024
    - 712.7K bytes
    - Viewed (0)
  7. src/cmd/compile/internal/ssa/rewrite386.go

    		return true
    	}
    }
    func rewriteValue386_OpDiv8u(v *Value) bool {
    	v_1 := v.Args[1]
    	v_0 := v.Args[0]
    	b := v.Block
    	typ := &b.Func.Config.Types
    	// match: (Div8u x y)
    	// result: (DIVWU (ZeroExt8to16 x) (ZeroExt8to16 y))
    	for {
    		x := v_0
    		y := v_1
    		v.reset(Op386DIVWU)
    		v0 := b.NewValue0(v.Pos, OpZeroExt8to16, typ.UInt16)
    		v0.AddArg(x)
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Apr 21 21:05:46 UTC 2023
    - 262.4K bytes
    - Viewed (0)
  8. src/cmd/compile/internal/ssa/opGen.go

    				{0, 1},   // AX
    				{1, 251}, // AX CX BX SP BP SI DI
    			},
    			clobbers: 4, // DX
    			outputs: []outputInfo{
    				{0, 1}, // AX
    			},
    		},
    	},
    	{
    		name:         "DIVWU",
    		argLen:       2,
    		clobberFlags: true,
    		asm:          x86.ADIVW,
    		reg: regInfo{
    			inputs: []inputInfo{
    				{0, 1},   // AX
    				{1, 251}, // AX CX BX SP BP SI DI
    			},
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu May 23 15:49:20 UTC 2024
    - 1M bytes
    - Viewed (0)
  9. src/cmd/compile/internal/ssa/rewriteARM64.go

    		v.AuxInt = int64ToAuxInt(c / d)
    		return true
    	}
    	return false
    }
    func rewriteValueARM64_OpARM64DIVW(v *Value) bool {
    	v_1 := v.Args[1]
    	v_0 := v.Args[0]
    	// match: (DIVW (MOVDconst [c]) (MOVDconst [d]))
    	// cond: d != 0
    	// result: (MOVDconst [int64(uint32(int32(c)/int32(d)))])
    	for {
    		if v_0.Op != OpARM64MOVDconst {
    			break
    		}
    		c := auxIntToInt64(v_0.AuxInt)
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu May 23 15:49:20 UTC 2024
    - 608.6K bytes
    - Viewed (0)
  10. android/guava-tests/test/com/google/common/io/testdata/alice_in_wonderland.txt

    head, she tried to get her head down to them, and was delighted
    to find that her neck would bend about easily in any direction,
    like a serpent.  She had just succeeded in curving it down into a
    graceful zigzag, and was going to dive in among the leaves, which
    she found to be nothing but the tops of the trees under which she
    had been wandering, when a sharp hiss made her draw back in a
    hurry:  a large pigeon had flown into her face, and was beating
    Registered: Wed Jun 12 16:38:11 UTC 2024
    - Last Modified: Fri Apr 21 02:27:51 UTC 2017
    - 145.2K bytes
    - Viewed (0)
Back to top