Search Options

Results per page
Sort
Preferred Languages
Advance

Results 31 - 40 of 54 for 20x10xf32 (0.28 sec)

  1. tensorflow/compiler/mlir/lite/tests/prepare-tf-fake-quant.mlir

      %2 = "tf.Reshape"(%0, %cst_0) : (tensor<1x2xf32>, tensor<2xi64>) -> tensor<2x1xf32>
      func.return %1, %2 : tensor<2x1xf32>, tensor<2x1xf32>
    
    // CHECK:  %cst = arith.constant
    // CHECK:  %[[FQ:.*]] = "tf.FakeQuantWithMinMaxVars"(%arg0, %arg1, %arg2)
    // CHECK:  %[[R1:.*]] = "tf.Reshape"(%[[FQ]], %cst)
    // CHECK-SAME: tensor<2x1xf32>
    // CHECK:  %[[R2:.*]] = "tf.Reshape"(%[[FQ]], %cst)
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Thu May 02 09:41:17 UTC 2024
    - 20.4K bytes
    - Viewed (0)
  2. tensorflow/compiler/mlir/quantization/tensorflow/tests/quantize_composite_functions_weight_only.mlir

      func.func @matmul(%arg0: tensor<2x12xf32>) -> (tensor<*xf32>) {
        %cst_0 = "tf.Const"() {value = dense<0.000000e+00> : tensor<12x2xf32>} : () -> tensor<12x2xf32>
        %1 = "tf.PartitionedCall"(%arg0, %cst_0) {_tfl_quant_trait = "fully_quantizable", config = "", config_proto = "", executor_type = "", f = @composite_matmul_fn_1} : (tensor<2x12xf32>, tensor<12x2xf32>) -> tensor<*xf32>
        func.return %1: tensor<*xf32>
      }
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Mon Oct 30 06:52:55 UTC 2023
    - 11.3K bytes
    - Viewed (0)
  3. tensorflow/compiler/mlir/lite/tests/prepare-tf-fake-quant-4bit.mlir

      %2 = "tf.Reshape"(%0, %cst_0) : (tensor<1x2xf32>, tensor<2xi64>) -> tensor<2x1xf32>
      func.return %1, %2 : tensor<2x1xf32>, tensor<2x1xf32>
    
    // CHECK:  %cst = arith.constant
    // CHECK:  %[[FQ:.*]] = "tf.FakeQuantWithMinMaxVars"(%arg0, %arg1, %arg2)
    // CHECK:  %[[R1:.*]] = "tf.Reshape"(%[[FQ]], %cst)
    // CHECK-SAME: tensor<2x1xf32>
    // CHECK:  %[[R2:.*]] = "tf.Reshape"(%[[FQ]], %cst)
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Thu May 02 09:41:17 UTC 2024
    - 22K bytes
    - Viewed (0)
  4. tensorflow/compiler/mlir/lite/tests/canonicalize.mlir

    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Thu May 02 09:41:17 UTC 2024
    - 20.6K bytes
    - Viewed (0)
  5. tensorflow/compiler/mlir/tensorflow/tests/tf-ops.mlir

    }
    
    // -----
    
    // CHECK-LABEL: func @testBatchMatMulV2NoBatchDimension
    func.func @testBatchMatMulV2NoBatchDimension(%lhs: tensor<5x10xf32>, %rhs: tensor<10x10xf32>) -> (tensor<5x10xf32>) {
      %0 = "tf.BatchMatMulV2"(%lhs, %rhs) : (tensor<5x10xf32>, tensor<10x10xf32>) -> tensor<5x10xf32>
      func.return %0 : tensor<5x10xf32>
    }
    
    // -----
    
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Mon Oct 23 14:40:35 UTC 2023
    - 236.4K bytes
    - Viewed (0)
  6. tensorflow/compiler/mlir/quantization/tensorflow/tests/lift_quantizable_spots_as_functions_xla_selective_quantization.mlir

        %cst = "tf.Const"() {value = dense<0.000000e+00> : tensor<10xf32>} : () -> tensor<10xf32>
        %cst_0 = "tf.Const"() {value = dense<[-1, 10]> : tensor<2xi32>} : () -> tensor<2xi32>
        %1 = "tf.MatMul"(%arg0, %arg1) {
          transpose_a = false, transpose_b = false
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Mon Oct 30 06:52:55 UTC 2023
    - 6.8K bytes
    - Viewed (0)
  7. tensorflow/compiler/mlir/lite/experimental/tac/execution_metadata_exporter_test.cc

      %3 = "tfl.pack"(%1, %2) {axis = 0 : i32, per_device_costs = {CPU = 2.0 : f32, GPU = -1.0 : f32}, values_count = 2 : i32, tac.device = "CPU"} : (tensor<1xf32>, tensor<1xf32>) -> tensor<2x1xf32>
      func.return %3 : tensor<2x1xf32>
    })";
      const std::string kExpectedFB = CreateRuntimeMetadata();
      mlir::DialectRegistry registry;
      registry.insert<mlir::TFL::TensorFlowLiteDialect, mlir::arith::ArithDialect,
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Tue Jun 11 06:11:34 UTC 2024
    - 6K bytes
    - Viewed (0)
  8. tensorflow/compiler/mlir/tensorflow/tests/prepare_tpu_computation_for_tf_export.mlir

    // CHECK-LABEL: @ShardingAttr
    func.func @ShardingAttr(%arg0: tensor<128x10xf32> {mhlo.sharding = "\08\03\1A\02\01\02\22\02\00\01"}, %arg1: tensor<10x1024xf32> {mhlo.sharding = "\08\01\1A\01\01\22\01\00"}, %arg2: tensor<128x1024xf32> {mhlo.sharding = ""}) -> (tensor<128x10xf32>, tensor<10x1024xf32>, tensor<128x1024xf32>) {
    
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Wed Feb 14 18:46:36 UTC 2024
    - 9.2K bytes
    - Viewed (0)
  9. tensorflow/compiler/mlir/tensorflow/tests/strip_tf_attributes.mlir

                                 %arg1: tensor<3x3x1x5xf32> {tf._user_specified_name = "w1"},
                                 %arg2: tensor<5xf32> {tf._user_specified_name = "b1"},
                                 %arg3: tensor<3920x10xf32> {tf._user_specified_name = "w2"},
                                 %arg4: tensor<10xf32> {tf._user_specified_name = "b2"}) -> tensor<10xf32>
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Tue Oct 25 20:04:10 UTC 2022
    - 1.5K bytes
    - Viewed (0)
  10. tensorflow/compiler/mlir/tensorflow/tests/tpu_space_to_depth_pass.mlir

        %1:2 = "tf.IteratorGetNext"(%arg4) {device = "/job:localhost/replica:0/task:0/device:CPU:0"} : (tensor<*x!tf_type.resource>) -> (tensor<2x224x224x3xf32>, tensor<2x1xf32>)
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Mon Oct 30 06:52:55 UTC 2023
    - 37.4K bytes
    - Viewed (0)
Back to top