Search Options

Results per page
Sort
Preferred Languages
Advance

Results 21 - 27 of 27 for Operands (0.22 sec)

  1. src/cmd/asm/internal/arch/arm.go

    		(1 << 4) /* must be set */
    	return offset, arm.AMRC, true
    }
    
    // IsARMMULA reports whether the op (as defined by an arm.A* constant) is
    // MULA, MULS, MMULA, MMULS, MULABB, MULAWB or MULAWT, the 4-operand instructions.
    func IsARMMULA(op obj.As) bool {
    	switch op {
    	case arm.AMULA, arm.AMULS, arm.AMMULA, arm.AMMULS, arm.AMULABB, arm.AMULAWB, arm.AMULAWT:
    		return true
    	}
    	return false
    }
    
    Registered: Tue Dec 30 11:13:12 UTC 2025
    - Last Modified: Wed Oct 23 15:18:14 UTC 2024
    - 6.1K bytes
    - Viewed (0)
  2. src/cmd/asm/internal/arch/arm64.go

    	"ADRP": true,
    }
    
    func jumpArm64(word string) bool {
    	return arm64Jump[word]
    }
    
    var arm64SpecialOperand map[string]arm64.SpecialOperand
    
    // ARM64SpecialOperand returns the internal representation of a special operand.
    func ARM64SpecialOperand(name string) arm64.SpecialOperand {
    	if arm64SpecialOperand == nil {
    		// Generate mapping when function is first called.
    		arm64SpecialOperand = map[string]arm64.SpecialOperand{}
    Registered: Tue Dec 30 11:13:12 UTC 2025
    - Last Modified: Thu Oct 16 00:35:29 UTC 2025
    - 6.3K bytes
    - Viewed (0)
  3. src/cmd/asm/internal/asm/operand_test.go

    }
    
    func testBadOperandParser(t *testing.T, parser *Parser, tests []badOperandTest) {
    	for _, test := range tests {
    		err := tryParse(t, func() {
    			parser.start(lex.Tokenize(test.input))
    			addr := obj.Addr{}
    			parser.operand(&addr)
    		})
    
    		switch {
    		case err == nil:
    			t.Errorf("fail at %s: got no errors; expected %s\n", test.input, test.error)
    		case !strings.Contains(err.Error(), test.error):
    Registered: Tue Dec 30 11:13:12 UTC 2025
    - Last Modified: Tue Aug 29 18:31:05 UTC 2023
    - 23.9K bytes
    - Viewed (0)
  4. tensorflow/c/c_api_experimental_test.cc

                        /*input_shapes*/ {make_shape({3, 2}), make_shape({2, 4})},
                        /*input_tensors*/ {},
                        /*expected_shape*/ make_shape({3, 4}));
    
      // Infer shape when second operand has unknown shape.
      CheckOutputShapes(matmul_op,
                        /*input_shapes*/ {make_shape({3, 2}), unknown_shape()},
                        /*input_tensors*/ {},
    Registered: Tue Dec 30 12:39:10 UTC 2025
    - Last Modified: Tue Jan 17 22:27:52 UTC 2023
    - 13.1K bytes
    - Viewed (0)
  5. doc/asm.html

    Thus <code>-2</code> is not the integer value minus two,
    but the unsigned 64-bit integer with the same bit pattern.
    The distinction rarely matters but
    to avoid ambiguity, division or right shift where the right operand's
    high bit is set is rejected.
    </p>
    
    <h3 id="symbols">Symbols</h3>
    
    <p>
    Some symbols, such as <code>R1</code> or <code>LR</code>,
    are predefined and refer to registers.
    Registered: Tue Dec 30 11:13:12 UTC 2025
    - Last Modified: Fri Nov 14 19:09:46 UTC 2025
    - 36.5K bytes
    - Viewed (0)
  6. src/cmd/asm/internal/asm/testdata/arm.s

    #include "../../../../../runtime/textflag.h"
    
    TEXT	foo(SB), DUPOK|NOSPLIT, $0
    
    // ADD
    //
    //	LTYPE1 cond imsr ',' spreg ',' reg
    //	{
    //		outcode($1, $2, &$3, $5, &$7);
    //	}
    // Cover some operand space here too.
    	ADD	$1, R2, R3
    	ADD	R1<<R2, R3, R4
    	ADD	R1>>R2, R3, R4
    	ADD	R1@>R2, R3, R4
    	ADD	R1->R2, R3, R4
    	ADD	R1, R2, R3
    	ADD	R(1)<<R(2), R(3), R(4) // ADD	R1<<R2, R3, R4
    
    Registered: Tue Dec 30 11:13:12 UTC 2025
    - Last Modified: Fri Dec 15 20:51:01 UTC 2023
    - 69K bytes
    - Viewed (0)
  7. RELEASE.md

            be accelerated.
        *   Fix segmentation fault when running a model with LSTM nodes using
            `NNAPI` Delegate
        *   Fix `NNAPI` delegate failure when an operand for Maximum/Minimum
            operation is a scalar.
        *   Fix `NNAPI` delegate failure when Axis input for reduce operation is a
            scalar.
    Registered: Tue Dec 30 12:39:10 UTC 2025
    - Last Modified: Tue Oct 28 22:27:41 UTC 2025
    - 740.4K bytes
    - Viewed (3)
Back to top