Search Options

Results per page
Sort
Preferred Languages
Advance

Results 21 - 30 of 48 for DX (0.08 sec)

  1. src/cmd/asm/internal/asm/testdata/amd64.s

    // LTYPEM spec6	{ outcode($1, &$2); }
    	MOVL	AX, R11
    	MOVL	$4, R11
    //	MOVL	AX, 0(AX):DS // no longer works - did it ever?
    
    // LTYPEI spec7	{ outcode($1, &$2); }
    	IMULB	DX
    	IMULW	DX, BX
    	IMULL	R11, R12
    	IMULQ	foo+4(SB), R11
    
    // LTYPEXC spec8	{ outcode($1, &$2); }
    	CMPPD	X1, X2, 4
    	CMPPD	foo+4(SB), X2, 4
    
    // LTYPEX spec9	{ outcode($1, &$2); }
    	PINSRW	$4, AX, X2
    Registered: Tue Nov 05 11:13:11 UTC 2024
    - Last Modified: Tue Apr 09 18:57:21 UTC 2019
    - 3.3K bytes
    - Viewed (0)
  2. src/cmd/asm/internal/asm/testdata/avx512enc/avx512_vpopcntdq.s

    	VPOPCNTQ 15(DX), K4, X23                           // 62e2fd0c55ba0f000000
    	VPOPCNTQ X24, K4, X11                              // 6212fd0c55d8
    	VPOPCNTQ X14, K4, X11                              // 6252fd0c55de
    	VPOPCNTQ X0, K4, X11                               // 6272fd0c55d8
    	VPOPCNTQ 99(R15)(R15*4), K4, X11                   // 6212fd0c559cbf63000000
    Registered: Tue Nov 05 11:13:11 UTC 2024
    - Last Modified: Tue May 22 14:57:15 UTC 2018
    - 5.5K bytes
    - Viewed (0)
  3. src/cmd/asm/internal/asm/operand_test.go

    	{"(AX)(CX*8)", "(AX)(CX*8)"},
    	{"(BP)(CX*4)", "(BP)(CX*4)"},
    	{"(BP)(DX*4)", "(BP)(DX*4)"},
    	{"(BP)(R8*4)", "(BP)(R8*4)"},
    	{"(BX)", "(BX)"},
    	{"(DI)", "(DI)"},
    	{"(DI)(BX*1)", "(DI)(BX*1)"},
    	{"(DX)", "(DX)"},
    	{"(R9)", "(R9)"},
    	{"(R9)(BX*8)", "(R9)(BX*8)"},
    	{"(SI)", "(SI)"},
    	{"(SI)(BX*1)", "(SI)(BX*1)"},
    	{"(SI)(DX*1)", "(SI)(DX*1)"},
    	{"(SP)", "(SP)"},
    	{"(SP)(AX*4)", "(SP)(AX*4)"},
    Registered: Tue Nov 05 11:13:11 UTC 2024
    - Last Modified: Tue Aug 29 18:31:05 UTC 2023
    - 23.9K bytes
    - Viewed (0)
  4. compat/maven-embedder/src/test/java/org/apache/maven/cli/MavenCliTest.java

        @Test
        void populatePropertiesOverwrite() throws Exception {
            // Arrange
            CliRequest request = new CliRequest(new String[] {"-Dx", "-Dx=false", "validate"}, null);
    
            // Act
            cli.cli(request);
            cli.properties(request);
    
            // Assert
            assertThat(request.getUserProperties().getProperty("x"), is("false"));
        }
    
        @Test
    Registered: Sun Nov 03 03:35:11 UTC 2024
    - Last Modified: Fri Oct 25 12:31:46 UTC 2024
    - 30.3K bytes
    - Viewed (0)
  5. tensorflow/c/c_api.h

    // i.e., d(y_1 + y_2 + ...)/dx_1, d(y_1 + y_2 + ...)/dx_2...
    //
    // `dx` are used as initial gradients (which represent the symbolic partial
    // derivatives of some loss function `L` w.r.t. `y`).
    // `dx` must be nullptr or have size `ny`.
    // If `dx` is nullptr, the implementation will use dx of `OnesLike` for all
    // shapes in `y`.
    // The partial derivatives are returned in `dy`. `dy` should be allocated to
    Registered: Tue Nov 05 12:39:12 UTC 2024
    - Last Modified: Thu Oct 26 21:08:15 UTC 2023
    - 82.3K bytes
    - Viewed (0)
  6. src/cmd/asm/internal/asm/line_test.go

    		{"VADDPD.SAE.SAE X0, X1, X2", `duplicate suffix "SAE"`},
    		{"VADDPD.RZ_SAE.SAE X0, X1, X2", `bad suffix combination`},
    
    		// BSWAP on 16-bit registers is undefined. See #29167,
    		{"BSWAPW DX", `unrecognized instruction`},
    		{"BSWAPW R11", `unrecognized instruction`},
    	})
    }
    
    func testBadInstParser(t *testing.T, goarch string, tests []badInstTest) {
    	for i, test := range tests {
    Registered: Tue Nov 05 11:13:11 UTC 2024
    - Last Modified: Tue Aug 29 07:48:38 UTC 2023
    - 1.9K bytes
    - Viewed (0)
  7. src/cmd/asm/internal/asm/testdata/386.s

    	PINSRD	$1, (AX), X0
    	PINSRD	$2, foo+4(FP), X0
    
    // Was bug: LOOP is a branch instruction.
    	JCS	2(PC)
    loop:
    	LOOP	loop // LOOP
    
    // Tests for TLS reference.
    	MOVL    (TLS), AX
    	MOVL    8(TLS), DX
    
    // LTYPE0 nonnon	{ outcode(int($1), &$2); }
    	RET
    Registered: Tue Nov 05 11:13:11 UTC 2024
    - Last Modified: Tue Apr 09 18:57:21 UTC 2019
    - 2K bytes
    - Viewed (0)
  8. src/cmd/asm/internal/asm/testdata/amd64error.s

    	VPGATHERDQ X2, 664(BX*1), X1    // ERROR "invalid instruction"
    	VPGATHERDQ Y2, (BP)(AX*2), Y1   // ERROR "invalid instruction"
    	VPGATHERDQ Y5, 664(DX*8), Y6    // ERROR "invalid instruction"
    	VPGATHERDQ Y5, (DX), Y0         // ERROR "invalid instruction"
    	// VM/X rejects Y index register.
    	VPGATHERDQ Y5, 664(Y14*8), Y6   // ERROR "invalid instruction"
    Registered: Tue Nov 05 11:13:11 UTC 2024
    - Last Modified: Wed Jun 14 00:03:57 UTC 2023
    - 8.9K bytes
    - Viewed (0)
  9. docs/en/docs/img/deployment/https/https02.drawio

    <mxfile host="65bd71144e">
        <diagram id="jyERGzDynktFHFRGN0ph" name="Page-1">
            <mxGraphModel dx="2481" dy="1867" grid="1" gridSize="10" guides="1" tooltips="1" connect="1" arrows="1" fold="1" page="1" pageScale="1" pageWidth="1920" pageHeight="1200" math="0" shadow="0">
                <root>
                    <mxCell id="0"/>
                    <mxCell id="1" parent="0"/>
    Registered: Sun Nov 03 07:19:11 UTC 2024
    - Last Modified: Thu May 12 00:06:16 UTC 2022
    - 9.4K bytes
    - Viewed (0)
  10. docs/en/docs/img/deployment/https/https01.drawio

    <mxfile host="65bd71144e">
        <diagram id="jyERGzDynktFHFRGN0ph" name="Page-1">
            <mxGraphModel dx="2738" dy="2173" grid="1" gridSize="10" guides="1" tooltips="1" connect="1" arrows="1" fold="1" page="1" pageScale="1" pageWidth="1920" pageHeight="1200" math="0" shadow="0">
                <root>
                    <mxCell id="0"/>
                    <mxCell id="1" parent="0"/>
    Registered: Sun Nov 03 07:19:11 UTC 2024
    - Last Modified: Thu May 12 00:06:16 UTC 2022
    - 6.2K bytes
    - Viewed (0)
Back to top