- Sort Score
- Result 10 results
- Languages All
Results 21 - 30 of 32 for BX (0.07 sec)
-
src/cmd/asm/internal/asm/testdata/avx512enc/avx512er.s
Registered: Tue Dec 30 11:13:12 UTC 2025 - Last Modified: Tue May 22 14:57:15 UTC 2018 - 28.4K bytes - Viewed (0) -
src/cmd/asm/internal/asm/testdata/amd64.s
// LTYPEM spec6 { outcode($1, &$2); } MOVL AX, R11 MOVL $4, R11 // MOVL AX, 0(AX):DS // no longer works - did it ever? // LTYPEI spec7 { outcode($1, &$2); } IMULB DX IMULW DX, BX IMULL R11, R12 IMULQ foo+4(SB), R11 // LTYPEXC spec8 { outcode($1, &$2); } CMPPD X1, X2, 4 CMPPD foo+4(SB), X2, 4 // LTYPEX spec9 { outcode($1, &$2); } PINSRW $4, AX, X2Registered: Tue Dec 30 11:13:12 UTC 2025 - Last Modified: Tue Apr 09 18:57:21 UTC 2019 - 3.3K bytes - Viewed (0) -
src/cmd/asm/internal/asm/testdata/amd64enc_extra.s
// Zevex_rm_v_r. VADDPD Z2, Z9, Z21 // 62e1b54858ea VADDPD Z21, Z2, Z9 // 6231ed4858cd VADDPD Z9, Z21, Z2 // 62d1d54058d1 CLWB (BX) // 660fae33 CLDEMOTE (BX) // 0f1c03 TPAUSE BX // 660faef3 UMONITOR BX // f30faef3 UMWAIT BX // f20faef3 RDPID DX // f30fc7fa RDPID R11 // f3410fc7fb ENDBR64 // f30f1efa
Registered: Tue Dec 30 11:13:12 UTC 2025 - Last Modified: Thu Feb 20 11:20:03 UTC 2025 - 57.7K bytes - Viewed (0) -
src/cmd/asm/internal/asm/testdata/386enc.s
// Included to simplify validation of CL that fixed that. MOVQ (AX), M0 // 0f6f00 MOVQ M0, 8(SP) // 0f7f442408 MOVQ 8(SP), M0 // 0f6f442408 MOVQ M0, (AX) // 0f7f00 MOVQ M0, (BX) // 0f7f03 // On non-64bit arch, Go asm allowed uint32 offsets instead of int32. // These tests check that property for backwards-compatibility. MOVL 2147483648(AX), AX // 8b8000000080 MOVL -2147483648(AX), AX // 8b8000000080
Registered: Tue Dec 30 11:13:12 UTC 2025 - Last Modified: Tue Apr 11 18:32:50 UTC 2023 - 1.2K bytes - Viewed (0) -
src/cmd/asm/internal/asm/testdata/amd64dynlinkerror.s
TEXT ·a14(SB), 0, $0-0 CMPL runtime·writeBarrier(SB), $0 MULXQ R15, AX, BX // ERROR "when dynamic linking, R15 is clobbered by a global variable access and is used here" RET TEXT ·a15(SB), 0, $0-0 CMPL runtime·writeBarrier(SB), $0 MULXQ AX, R15, BX ADDQ $1, R15 RET TEXT ·a16(SB), 0, $0-0 CMPL runtime·writeBarrier(SB), $0 MULXQ AX, BX, R15 ADDQ $1, R15 RET TEXT ·a17(SB), 0, $0-0
Registered: Tue Dec 30 11:13:12 UTC 2025 - Last Modified: Thu Nov 20 19:05:03 UTC 2025 - 4.9K bytes - Viewed (0) -
lib/fips140/v1.1.0-rc1.zip
X4 AESENCLAST X0, X5 AESENCLAST X0, X6 AESENCLAST X0, X7 AESENCLAST X0, X8 MOVUPS (BX), X0 PXOR X1, X0 MOVUPS X0, (DX) MOVUPS 16(BX), X0 PXOR X2, X0 MOVUPS X0, 16(DX) MOVUPS 32(BX), X0 PXOR X3, X0 MOVUPS X0, 32(DX) MOVUPS 48(BX), X0 PXOR X4, X0 MOVUPS X0, 48(DX) MOVUPS 64(BX), X0 PXOR X5, X0 MOVUPS X0, 64(DX) MOVUPS 80(BX), X0 PXOR X6, X0 MOVUPS X0, 80(DX) MOVUPS 96(BX), X0 PXOR X7, X0 MOVUPS X0, 96(DX) MOVUPS 112(BX), X0 PXOR X8, X0 MOVUPS X0, 112(DX) RET golang.org/fips140@v1.1.0-rc1/fips140/v1....
Registered: Tue Dec 30 11:13:12 UTC 2025 - Last Modified: Thu Dec 11 16:27:41 UTC 2025 - 663K bytes - Viewed (0) -
doc/asm.html
get_tls(CX) MOVL g(CX), AX // Move g into AX. MOVL g_m(AX), BX // Move g.m into BX. </pre> <p> The <code>get_tls</code> macro is also defined on <a href="#amd64">amd64</a>. </p> <p> Addressing modes: </p> <ul> <li> <code>(DI)(BX*2)</code>: The location at address <code>DI</code> plus <code>BX*2</code>. </li> <li>
Registered: Tue Dec 30 11:13:12 UTC 2025 - Last Modified: Fri Nov 14 19:09:46 UTC 2025 - 36.5K bytes - Viewed (0) -
src/cmd/asm/internal/arch/arm.go
"DBW": arm.C_WBIT | arm.C_PBIT, "DAW": arm.C_WBIT, "IB": arm.C_PBIT | arm.C_UBIT, "IA": arm.C_UBIT, "DB": arm.C_PBIT, "DA": 0, } var armJump = map[string]bool{ "B": true, "BL": true, "BX": true, "BEQ": true, "BNE": true, "BCS": true, "BHS": true, "BCC": true, "BLO": true, "BMI": true, "BPL": true, "BVS": true, "BVC": true, "BHI": true, "BLS": true,
Registered: Tue Dec 30 11:13:12 UTC 2025 - Last Modified: Wed Oct 23 15:18:14 UTC 2024 - 6.1K bytes - Viewed (0) -
src/cmd/asm/internal/asm/testdata/arm.s
// { // outcode($1, $2, &nullgen, 0, &$4); // } BEQ 2(PC) B foo(SB) // JMP foo(SB) BEQ 2(PC) B bar<>(SB) // JMP bar<>(SB) // // BX // // LTYPEBX comma ireg // { // outcode($1, Always, &nullgen, 0, &$3); // } BX (R0) // // BEQ // // LTYPE5 comma rel // { // outcode($1, Always, &nullgen, 0, &$3); // } BEQ 1(PC) // // SWI //Registered: Tue Dec 30 11:13:12 UTC 2025 - Last Modified: Fri Dec 15 20:51:01 UTC 2023 - 69K bytes - Viewed (0) -
kotlin-js-store/yarn.lock
buffer-from@^1.0.0: version "1.1.2" resolved "https://registry.yarnpkg.com/buffer-from/-/buffer-from-1.1.2.tgz#2b146a6fd72e80b4f55d255f35ed59a3a9a41bd5" integrity sha512-E+XQCRwSbaaiChtv6k6Dwgc+bx+Bs6vuKJHHl5kox/BaKbhiXzqQOwK4cO22yElGp2OCmjwVhT3HmxgyPGnJfQ== bytes@3.1.2: version "3.1.2" resolved "https://registry.yarnpkg.com/bytes/-/bytes-3.1.2.tgz#8b0beeb98605adf1b128fa4386403c009e0221a5"
Registered: Fri Dec 26 11:42:13 UTC 2025 - Last Modified: Sat Jul 22 12:28:51 UTC 2023 - 87.4K bytes - Viewed (0)