Search Options

Results per page
Sort
Preferred Languages
Advance

Results 201 - 210 of 321 for Alignment (0.15 sec)

  1. platforms/software/dependency-management/src/main/java/org/gradle/api/internal/artifacts/ivyservice/resolveengine/graph/builder/ModuleResolveState.java

                    "The highest version was selected in order to stabilize selection.\n" +
                    "Features available in a stable graph like version alignment are not guaranteed in this case.", id);
            }
            boolean newSelectedIsProject = false;
            if (conflictResolution == ConflictResolution.preferProjectModules) {
    Registered: Wed Jun 12 18:38:38 UTC 2024
    - Last Modified: Fri Jun 07 02:21:08 UTC 2024
    - 18.7K bytes
    - Viewed (0)
  2. src/runtime/sys_openbsd_arm.s

    	MOVW	$0, R0
    	RET
    
    TEXT runtime·sigfwd(SB),NOSPLIT,$0-16
    	MOVW	sig+4(FP), R0
    	MOVW	info+8(FP), R1
    	MOVW	ctx+12(FP), R2
    	MOVW	fn+0(FP), R3
    	MOVW	R13, R9
    	SUB	$24, R13
    	BIC	$0x7, R13 // alignment for ELF ABI
    	BL	(R3)
    	MOVW	R9, R13
    	RET
    
    TEXT runtime·sigtramp(SB),NOSPLIT|TOPFRAME,$0
    	// Reserve space for callee-save registers and arguments.
    	MOVM.DB.W [R4-R11], (R13)
    	SUB	$16, R13
    
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Jun 06 18:49:01 UTC 2023
    - 18.5K bytes
    - Viewed (0)
  3. internal/ioutil/ioutil.go

    	}
    	if !fi1.ModTime().Equal(fi2.ModTime()) {
    		return false
    	}
    	if fi1.Mode() != fi2.Mode() {
    		return false
    	}
    	return fi1.Size() == fi2.Size()
    }
    
    // DirectioAlignSize - DirectIO alignment needs to be 4K. Defined here as
    // directio.AlignSize is defined as 0 in MacOS causing divide by 0 error.
    const DirectioAlignSize = 4096
    
    // CopyAligned - copies from reader to writer using the aligned input
    Registered: Sun Jun 16 00:44:34 UTC 2024
    - Last Modified: Wed May 22 23:07:14 UTC 2024
    - 10.2K bytes
    - Viewed (0)
  4. tensorflow/compiler/mlir/tensorflow/transforms/canonicalize.td

      (TF_MatrixSetDiagV3Op:$dest $input, $diag, (TF_ConstOp (GetI32Attr<0>)),
        (GetStrAttr<"RIGHT_LEFT">)),
      [], [(CopyAttrs $src, $dest)]>;
    
    // MatrixSetDiagToV2 op implicitly used LEFT_LEFT alignment.
    def MatrixSetDiagV2ToV3 : Pat<
      (TF_MatrixSetDiagV2Op:$src $input, $diag, $k),
      (TF_MatrixSetDiagV3Op:$dest $input, $diag, $k, (GetStrAttr<"LEFT_LEFT">)),
      [], [(CopyAttrs $src, $dest)]>;
    
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Wed Dec 06 18:42:28 UTC 2023
    - 17K bytes
    - Viewed (0)
  5. src/cmd/compile/internal/ssa/nilcheck.go

    						continue
    					}
    				case auxInt32:
    					// Mips uses this auxType for atomic add constant. It does not affect the effective address.
    				case auxInt64:
    					// ARM uses this auxType for duffcopy/duffzero/alignment info.
    					// It does not affect the effective address.
    				case auxNone:
    					// offset is zero.
    				default:
    					v.Fatalf("can't handle aux %s (type %d) yet\n", v.auxString(), int(opcodeTable[v.Op].auxType))
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Oct 31 20:45:54 UTC 2023
    - 11.3K bytes
    - Viewed (0)
  6. src/runtime/sys_netbsd_amd64.s

    	RET
    
    TEXT runtime·sigfwd(SB),NOSPLIT,$0-32
    	MOVQ	fn+0(FP),    AX
    	MOVL	sig+8(FP),   DI
    	MOVQ	info+16(FP), SI
    	MOVQ	ctx+24(FP),  DX
    	MOVQ	SP, BX		// callee-saved
    	ANDQ	$~15, SP	// alignment for x86_64 ABI
    	CALL	AX
    	MOVQ	BX, SP
    	RET
    
    // Called using C ABI.
    TEXT runtime·sigtramp(SB),NOSPLIT|TOPFRAME|NOFRAME,$0
    	// Transition from C ABI to Go ABI.
    	PUSH_REGS_HOST_TO_ABI0()
    
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Jun 06 18:49:01 UTC 2023
    - 9.8K bytes
    - Viewed (0)
  7. src/runtime/traceruntime.go

    // called with an active traceAcquire on the M (reentrant locking). This exists for
    // optimistically emitting events in the few contexts where tracing is now allowed.
    //
    // nosplit for alignment with traceTryAcquire, so it can be used in the
    // same contexts.
    //
    //go:nosplit
    func traceTryAcquire() traceLocker {
    	if !traceEnabled() {
    		return traceLocker{}
    	}
    	return traceTryAcquireEnabled()
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed May 22 22:31:00 UTC 2024
    - 25.7K bytes
    - Viewed (0)
  8. src/runtime/malloc_test.go

    type obj12 struct {
    	a uint64
    	b uint32
    }
    
    func TestTinyAllocIssue37262(t *testing.T) {
    	if runtime.Raceenabled {
    		t.Skip("tinyalloc suppressed when running in race mode")
    	}
    	// Try to cause an alignment access fault
    	// by atomically accessing the first 64-bit
    	// value of a tiny-allocated object.
    	// See issue 37262 for details.
    
    	// GC twice, once to reach a stable heap state
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Sep 05 23:35:29 UTC 2023
    - 10.6K bytes
    - Viewed (0)
  9. src/cmd/internal/obj/objfile.go

    		// compiler-emitted funcdata. If we dedup a string symbol and
    		// a non-string symbol with the same content, we should keep
    		// the largest alignment.
    		// TODO: maybe the compiler could set the alignment for all
    		// data symbols more carefully.
    		switch {
    		case strings.HasPrefix(s.Name, "go:string."),
    			strings.HasPrefix(name, "type:.namedata."),
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed May 15 19:57:43 UTC 2024
    - 24K bytes
    - Viewed (0)
  10. src/runtime/sys_netbsd_arm.s

    	MOVW.CS R8, (R8)
    	RET
    
    TEXT runtime·sigfwd(SB),NOSPLIT,$0-16
    	MOVW	sig+4(FP), R0
    	MOVW	info+8(FP), R1
    	MOVW	ctx+12(FP), R2
    	MOVW	fn+0(FP), R11
    	MOVW	R13, R4
    	SUB	$24, R13
    	BIC	$0x7, R13 // alignment for ELF ABI
    	BL	(R11)
    	MOVW	R4, R13
    	RET
    
    TEXT runtime·sigtramp(SB),NOSPLIT|TOPFRAME,$0
    	// Reserve space for callee-save registers and arguments.
    	MOVM.DB.W [R4-R11], (R13)
    	SUB	$16, R13
    
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Jun 06 18:49:01 UTC 2023
    - 10.6K bytes
    - Viewed (0)
Back to top