Search Options

Results per page
Sort
Preferred Languages
Advance

Results 11 - 20 of 222 for add32a (0.11 sec)

  1. tensorflow/compiler/mlir/tensorflow/tests/breakup-islands.mlir

    // CHECK:    %[[ADD3:.*]], %[[ADD3_control:.*]] = tf_executor.island(%[[ISLAND1]], %[[ADD2_control]]) wraps "tf.Add"(%[[ADD2]], %[[ADD2]])
    // CHECK:    %[[PRINT2:.*]], %[[PRINT2_control:.*]] = tf_executor.island wraps "tf.Print"(%[[ADD3]]) <{message = "add result"}>
    // CHECK:    tf_executor.fetch %[[ADD2]], %[[MUL]], %[[PRINT1_control]], %[[PRINT2_control:.*]] :
    // CHECK:  }
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Tue Oct 31 08:59:10 UTC 2023
    - 28.5K bytes
    - Viewed (0)
  2. src/math/bits/example_math_test.go

    func ExampleAdd32() {
    	// First number is 33<<32 + 12
    	n1 := []uint32{33, 12}
    	// Second number is 21<<32 + 23
    	n2 := []uint32{21, 23}
    	// Add them together without producing carry.
    	d1, carry := bits.Add32(n1[1], n2[1], 0)
    	d0, _ := bits.Add32(n1[0], n2[0], carry)
    	nsum := []uint32{d0, d1}
    	fmt.Printf("%v + %v = %v (carry bit was %v)\n", n1, n2, nsum, carry)
    
    	// First number is 1<<32 + 2147483648
    	n1 = []uint32{1, 0x80000000}
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu Nov 11 21:27:05 UTC 2021
    - 6.3K bytes
    - Viewed (0)
  3. test/fixedbugs/issue27718.go

    	inf := 1.0 / zero
    	negZero := -1 / inf
    	if 1/neg64(negZero) != inf {
    		panic("-negZero != posZero (64 bit)")
    	}
    }
    
    //go:noinline
    func add32(x float32) float32 {
    	return x + 0
    }
    
    func testAdd32() {
    	var zero float32
    	inf := 1.0 / zero
    	negZero := -1 / inf
    	if 1/add32(negZero) != inf {
    		panic("negZero+0 != posZero (32 bit)")
    	}
    }
    
    //go:noinline
    func sub32(x float32) float32 {
    	return x - 0
    }
    
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed Aug 28 02:29:42 UTC 2019
    - 1.6K bytes
    - Viewed (0)
  4. tensorflow/compiler/mlir/tfrt/tests/tf_to_corert/insert_fallback_tensor_copy.mlir

      %2 = tfrt_fallback_async.executeop key(1) cost(512) device("/job:localhost/replica:0/task:0/device:CPU:0") "tf.AddV2"(%0, %0) {T = f32} : 1
      %3 = tfrt_fallback_async.executeop key(1) cost(512) device("/job:localhost/replica:0/task:0/device:CPU:0") "tf.AddV2"(%0, %0) {T = f32} : 1
      %4 = tfrt_fallback_async.executeop key(1) cost(512) device("/job:localhost/replica:0/task:0/device:CPU:0") "tf.AddV2"(%0, %0) {T = f32} : 1
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Fri Mar 25 10:51:48 UTC 2022
    - 5.5K bytes
    - Viewed (0)
  5. tensorflow/compiler/mlir/tfrt/tests/mlrt/parallelization.mlir

    // CHECK: [[PROMISE:%.*]], [[FUTURE:%.*]] = "tf_mlrt.allocate_futures"
    // CHECK: tf.AddV2
    // CHECK: tf.AddV2
    // CHECK: tf.AddV2
    // CHECK: [[VALUE:%.*]] = "tf.AddV2"
    // CHECK: [[HANDLE:%.*]] = mlrt.async([[VALUE]], {{%.*}}, [[PROMISE]])
    // CHECK-SAME: callee = @main_stream_{{[0-9]*}}
    // CHECK: tf.AddV2
    // CHECK: tf.AddV2
    // CHECK: tf.AddV2
    // CHECK: [[x:%.*]] = "tf.AddV2"
    // CHECK: [[y:%.*]] = "tf_mlrt.tf_await"([[FUTURE]])
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Thu Jun 08 22:07:30 UTC 2023
    - 15K bytes
    - Viewed (0)
  6. tensorflow/compiler/mlir/tensorflow/tests/tensor_array_ops_decomposition.mlir

      // CHECK: %[[OLD_SLICE2:.*]] = "tf.Slice"(%[[READ2]],
      // CHECK: %[[RESHAPE2:.*]] = "tf.Reshape"(%[[VALUE]],
      // CHECK: %[[ADD2:.*]] = "tf.AddV2"(%[[RESHAPE2]], %[[OLD_SLICE2]]) : (tensor<1x3xf32>, tensor<1x3xf32>) -> tensor<1x3xf32>
      // CHECK: %[[UPDATE2:.*]] = "tf.XlaDynamicUpdateSlice"(%[[READ2]], %[[ADD2]],
      // CHECK: "tf.AssignVariableOp"(%[[GVAR1]], %[[UPDATE2]])
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Mon Oct 30 06:52:55 UTC 2023
    - 49K bytes
    - Viewed (0)
  7. tensorflow/compiler/mlir/tensorflow/tests/canonicalize.mlir

      // scalar is safely broadcastable to any shape.
    
      %1 = "tf.AddV2"(%arg0, %0) : (tensor<f32>, tensor<f32>) -> tensor<f32>
      %2 = "tf.AddV2"(%arg1, %0) : (tensor<?xf32>, tensor<f32>) -> tensor<?xf32>
      %3 = "tf.AddV2"(%arg2, %0) : (tensor<4xf32>, tensor<f32>) -> tensor<4xf32>
    
      %4 = "tf.AddV2"(%0, %1) : (tensor<f32>, tensor<f32>) -> tensor<f32>
      %5 = "tf.AddV2"(%0, %2) : (tensor<f32>, tensor<?xf32>) -> tensor<?xf32>
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Thu May 09 22:07:10 UTC 2024
    - 132.1K bytes
    - Viewed (0)
  8. src/internal/runtime/atomic/atomic_arm.go

    	uaddr := uintptr(unsafe.Pointer(addr))
    	addr32 := (*uint32)(unsafe.Pointer(uaddr &^ 3))
    	word := uint32(v) << ((uaddr & 3) * 8) // little endian
    	for {
    		old := *addr32
    		if Cas(addr32, old, old|word) {
    			return
    		}
    	}
    }
    
    //go:nosplit
    func And8(addr *uint8, v uint8) {
    	// Align down to 4 bytes and use 32-bit CAS.
    	uaddr := uintptr(unsafe.Pointer(addr))
    	addr32 := (*uint32)(unsafe.Pointer(uaddr &^ 3))
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed May 15 19:57:43 UTC 2024
    - 4.8K bytes
    - Viewed (0)
  9. tensorflow/compiler/mlir/lite/tests/partitioned-topological-sort.mlir

      %tmp2 = "tf.AddV2"(%tmp1, %tmp1) { device = "" } : (tensor<1xf32>, tensor<1xf32>) -> (tensor<1xf32>)
      %tmp3 = "tfl.add"(%const, %tmp2) { fused_activation_function = "NONE" } : (tensor<1xf32>, tensor<1xf32>) -> (tensor<1xf32>)
      %tmp4 = "tf.AddV2"(%tmp2, %tmp2) { device = "" } : (tensor<1xf32>, tensor<1xf32>) -> (tensor<1xf32>)
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Fri Aug 19 22:33:49 UTC 2022
    - 8.1K bytes
    - Viewed (0)
  10. tensorflow/compiler/mlir/quantization/tensorflow/tests/optimize.mlir

      %9 = "tf.AddV2"(%8, %cst_6) : (tensor<1x98x98x1xf32>, tensor<1xf32>) -> tensor<1x98x98x1xf32>
      %10 = "tf.Mul"(%9, %cst_5) : (tensor<1x98x98x1xf32>, tensor<1xf32>) -> tensor<1x98x98x1xf32>
      %11 = "tf.AddV2"(%10, %cst_8) : (tensor<1x98x98x1xf32>, tensor<f32>) -> tensor<1x98x98x1xf32>
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Mon Oct 30 06:52:55 UTC 2023
    - 8.1K bytes
    - Viewed (0)
Back to top