Search Options

Results per page
Sort
Preferred Languages
Advance

Results 91 - 100 of 159 for _conv (0.04 sec)

  1. src/cmd/asm/internal/asm/parse.go

    				a.Type = obj.TYPE_MEM
    			}
    			// fmt.Printf("CONST %d %s\n", a.Offset, obj.Dconv(&emptyProg, 0, a))
    			p.expectOperandEnd()
    			return
    		}
    		// fmt.Printf("offset %d \n", a.Offset)
    	}
    
    	// Register indirection: (reg) or (index*scale). We are on the opening paren.
    	p.registerIndirect(a, prefix)
    	// fmt.Printf("DONE %s\n", p.arch.Dconv(&emptyProg, 0, a))
    
    	p.expectOperandEnd()
    	return
    }
    
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed Feb 21 14:34:57 UTC 2024
    - 36.9K bytes
    - Viewed (0)
  2. tensorflow/compiler/mlir/tensorflow/tests/fused_kernel_matcher.mlir

      // The result of the conv must be the first input to BiasAdd to be fusable.
      %1 = "tf.BiasAdd"(%arg0, %0) {data_format = "NHWC"} : (tensor<*xf32>, tensor<*xf32>) -> tensor<*xf32>
      %2 = "tf.Elu"(%1) : (tensor<*xf32>) -> tensor<*xf32>
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Mon Oct 30 06:52:55 UTC 2023
    - 13.2K bytes
    - Viewed (0)
  3. tensorflow/compiler/mlir/lite/stablehlo/tests/legalize_hlo.mlir

    // CHECK:           %[[CONV:.*]] = "tf.Conv2D"(%[[SLICED_ARG0]], %[[ARG1]])
    // CHECK-SAME:      explicit_paddings = [0, 0, 4, 0, 0, 2, 0, 0]
    // CHECK-SAME:      (tensor<128x5x4x64xf32>, tensor<3x2x64x4xf32>) -> tensor<128x4x3x4xf32>
    // CHECK:           return %[[CONV]] : tensor<128x4x3x4xf32>
    // CHECK:         }
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Wed May 29 07:26:59 UTC 2024
    - 340.2K bytes
    - Viewed (0)
  4. test/inline.go

    // these tests pass with `-gcflags=-l`.
    func float32bits(f float32) uint32 { // ERROR "can inline float32bits"
    	return *(*uint32)(unsafe.Pointer(&f))
    }
    
    // Ensure OCONVNOP is zero cost.
    func Conv(v uint64) uint64 { // ERROR "can inline Conv"
    	return conv2(conv2(conv2(v))) // ERROR "inlining call to (conv1|conv2)"
    }
    func conv2(v uint64) uint64 { // ERROR "can inline conv2"
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu Oct 19 23:33:25 UTC 2023
    - 11.7K bytes
    - Viewed (0)
  5. tensorflow/compiler/mlir/quantization/stablehlo/cc/config.cc

      return spec;
    }
    
    QuantizationSpec GetDefaultWeightOnlyPtqSpec() {
      QuantizationSpec spec{};
      spec.mutable_matcher()->mutable_function_name()->set_regex(
          "^.*(conv|dot_general).*");
    
      WeightOnlyPtq& weight_only_ptq_spec =
          *spec.mutable_method()->mutable_weight_only_ptq();
      if (auto [iter, inserted] =
              weight_only_ptq_spec.mutable_input_quantized_types()->try_emplace(1);
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Fri May 17 03:36:50 UTC 2024
    - 8.3K bytes
    - Viewed (0)
  6. tensorflow/compiler/mlir/quantization/common/lift_as_function_call.h

    // Checks if the `Method` attatched to the given `tf.XlaCallModule` op has
    // `WeightOnlyPtq`.
    bool HasWeightOnlyPtqMethod(TF::XlaCallModuleOp xla_call_module_op);
    
    // Checks if an op is a `tf.XlaCallModule` op, contains 'conv' or 'dot_general'
    // in its name and has `Method` with `WeightOnlyPtq`.
    bool IsWeightOnlyQuantizableOp(const Operation& op);
    
    // Lists the functions in a ModuleOp sorted by their names.
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Fri May 10 04:07:09 UTC 2024
    - 5.5K bytes
    - Viewed (0)
  7. tensorflow/compiler/mlir/lite/tests/end2end/fake_quant_per_channel.pbtxt

    # MLIR:         %[[conv:.*]] = "tfl.conv_2d"(%[[ARG_0]], %[[weight]], %[[bias]]) <{dilation_h_factor = 1 : i32, dilation_w_factor = 1 : i32, fused_activation_function = "NONE", padding = "SAME", stride_h = 1 : i32, stride_w = 1 : i32}
    # MLIR:         %[[reshape:.*]] = "tfl.reshape"(%[[conv]], %[[shape]]) : (tensor<1x1x1x186x!quant.uniform<i8:f32, 0.09363494573854933:22>>, tensor<3xi32>)
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Thu May 02 09:41:17 UTC 2024
    - 18.1K bytes
    - Viewed (0)
  8. platforms/core-configuration/model-core/src/test/groovy/org/gradle/internal/instantiation/generator/AsmBackedClassGeneratorTest.java

            Convention conv = new ExtensibleDynamicObject(this, DynamicObjectAwareBean.class, TestUtil.instantiatorFactory().decorateLenient()).getConvention();
    
            public Convention getConvention() {
                return conv;
            }
    
            public ExtensionContainer getExtensions() {
                return conv;
            }
    
    Registered: Wed Jun 12 18:38:38 UTC 2024
    - Last Modified: Thu Oct 05 19:36:14 UTC 2023
    - 74.6K bytes
    - Viewed (0)
  9. test/newinline.go

    // these tests pass with `-gcflags=-l`.
    func float32bits(f float32) uint32 { // ERROR "can inline float32bits"
    	return *(*uint32)(unsafe.Pointer(&f))
    }
    
    // Ensure OCONVNOP is zero cost.
    func Conv(v uint64) uint64 { // ERROR "can inline Conv"
    	return conv2(conv2(conv2(v))) // ERROR "inlining call to (conv1|conv2)"
    }
    func conv2(v uint64) uint64 { // ERROR "can inline conv2"
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu Nov 16 20:15:25 UTC 2023
    - 11.2K bytes
    - Viewed (0)
  10. tensorflow/compiler/mlir/lite/tests/end2end/fake_quant_per_channel_4bit.pbtxt

    # MLIR:         %[[conv:.*]] = "tfl.conv_2d"(%[[ARG_0]], %[[weight]], %[[bias]]) <{dilation_h_factor = 1 : i32, dilation_w_factor = 1 : i32, fused_activation_function = "NONE", padding = "SAME", stride_h = 1 : i32, stride_w = 1 : i32}
    # MLIR:         %[[reshape:.*]] = "tfl.reshape"(%[[conv]], %[[shape]]) : (tensor<1x1x1x186x!quant.uniform<i8:f32, 0.09363494573854933:22>>, tensor<3xi32>)
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Thu May 02 09:41:17 UTC 2024
    - 18.1K bytes
    - Viewed (0)
Back to top