Search Options

Display Count
Sort
Preferred Language
Advanced Search

Results 1 - 7 of 7 for arrangement (0.41 seconds)

  1. src/cmd/asm/internal/arch/loong64.go

    		case loong64.LSX:
    			arngType, ok = loong64LsxArngExtMap[ext]
    			if !ok {
    				return errors.New("Loong64 extension: invalid LSX arrangement type: " + ext)
    			}
    
    		case loong64.LASX:
    			arngType, ok = loong64LasxArngExtMap[ext]
    			if !ok {
    				return errors.New("Loong64 extension: invalid LASX arrangement type: " + ext)
    			}
    		}
    
    		a.Reg = loong64.REG_ARNG
    Created: Tue Apr 07 11:13:11 GMT 2026
    - Last Modified: Sat Feb 14 15:17:33 GMT 2026
    - 3.9K bytes
    - Click Count (0)
  2. src/cmd/asm/internal/asm/testdata/arm64error.s

    	VFMLA	V1.B16, V12.B16, V3.B16                          // ERROR "invalid arrangement"
    	VFMLA	V1.H4, V12.H4, V3.H4                             // ERROR "invalid arrangement"
    	VFMLA	V1.H8, V12.H8, V3.H8                             // ERROR "invalid arrangement"
    	VFMLA	V1.H4, V12.H4, V3.H4                             // ERROR "invalid arrangement"
    Created: Tue Apr 07 11:13:11 GMT 2026
    - Last Modified: Tue Feb 24 21:29:25 GMT 2026
    - 38.5K bytes
    - Click Count (0)
  3. src/cmd/asm/internal/asm/parse.go

    			if err != nil {
    				p.errorf("%v", err)
    			}
    			if firstReg == -1 {
    				// only record the first register and arrangement
    				firstReg = int(reg)
    				nextReg = firstReg
    				arrangement = curArrangement
    			} else if curArrangement != arrangement {
    				p.errorf("inconsistent arrangement in ARM64 register list")
    			} else if nextReg != int(reg) {
    				p.errorf("incontiguous register in ARM64 register list: %s", name)
    Created: Tue Apr 07 11:13:11 GMT 2026
    - Last Modified: Tue Feb 17 19:57:47 GMT 2026
    - 37.3K bytes
    - Click Count (0)
  4. src/cmd/asm/internal/arch/arm64.go

    		return 0, errors.New("invalid register for shift operation")
    	}
    	return int64(reg&31)<<16 | int64(op)<<22 | int64(uint16(count)), nil
    }
    
    // ARM64RegisterArrangement constructs an ARM64 vector register arrangement.
    func ARM64RegisterArrangement(reg int16, name, arng string) (int64, error) {
    	var curQ, curSize uint16
    	if name[0] != 'V' {
    		return 0, errors.New("expect V0 through V31; found: " + name)
    	}
    	if reg < 0 {
    Created: Tue Apr 07 11:13:11 GMT 2026
    - Last Modified: Fri Mar 20 17:02:17 GMT 2026
    - 6K bytes
    - Click Count (0)
  5. LICENSE

    in a country, would infringe one or more identifiable patents in that
    country that you have reason to believe are valid.
    
      If, pursuant to or in connection with a single transaction or
    arrangement, you convey, or propagate by procuring conveyance of, a
    covered work, and grant a patent license to some of the parties
    receiving the covered work authorizing them to use, propagate, modify
    Created: Sun Apr 05 19:28:12 GMT 2026
    - Last Modified: Fri Apr 23 18:58:53 GMT 2021
    - 33.7K bytes
    - Click Count (0)
  6. CREDITS

    in a country, would infringe one or more identifiable patents in that
    country that you have reason to believe are valid.
    
      If, pursuant to or in connection with a single transaction or
    arrangement, you convey, or propagate by procuring conveyance of, a
    covered work, and grant a patent license to some of the parties
    receiving the covered work authorizing them to use, propagate, modify
    Created: Sun Apr 05 19:28:12 GMT 2026
    - Last Modified: Thu Mar 13 05:29:51 GMT 2025
    - 1.8M bytes
    - Click Count (0)
  7. docs/LICENSE

    
    Section 7 -- Other Terms and Conditions.
    
      a. The Licensor shall not be bound by any additional or different
         terms or conditions communicated by You unless expressly agreed.
    
      b. Any arrangements, understandings, or agreements regarding the
         Licensed Material not stated herein are separate from and
         independent of the terms and conditions of this Public License.
    
    
    Section 8 -- Interpretation.
    
    Created: Sun Apr 05 19:28:12 GMT 2026
    - Last Modified: Mon May 10 16:50:06 GMT 2021
    - 18.2K bytes
    - Click Count (0)
Back to Top