- Sort Score
- Result 10 results
- Languages All
Results 1 - 4 of 4 for ANDshiftRLreg (0.31 sec)
-
src/cmd/compile/internal/ssa/_gen/ARM.rules
(AND x (SLLconst [c] y)) => (ANDshiftLL x y [c]) (AND x (SRLconst [c] y)) => (ANDshiftRL x y [c]) (AND x (SRAconst [c] y)) => (ANDshiftRA x y [c]) (AND x (SLL y z)) => (ANDshiftLLreg x y z) (AND x (SRL y z)) => (ANDshiftRLreg x y z) (AND x (SRA y z)) => (ANDshiftRAreg x y z) (OR x (SLLconst [c] y)) => (ORshiftLL x y [c]) (OR x (SRLconst [c] y)) => (ORshiftRL x y [c]) (OR x (SRAconst [c] y)) => (ORshiftRA x y [c])
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Mon Nov 20 17:19:36 UTC 2023 - 90.1K bytes - Viewed (0) -
src/cmd/compile/internal/ssa/_gen/ARMOps.go
{name: "RSBshiftRAreg", argLength: 3, reg: gp31, asm: "RSB"}, // arg1>>arg2 - arg0, signed shift {name: "ANDshiftLLreg", argLength: 3, reg: gp31, asm: "AND"}, // arg0 & (arg1<<arg2) {name: "ANDshiftRLreg", argLength: 3, reg: gp31, asm: "AND"}, // arg0 & (arg1>>arg2), unsigned shift {name: "ANDshiftRAreg", argLength: 3, reg: gp31, asm: "AND"}, // arg0 & (arg1>>arg2), signed shift
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Fri Feb 24 00:21:13 UTC 2023 - 41K bytes - Viewed (0) -
src/cmd/compile/internal/ssa/rewriteARM.go
} z := v_1.Args[1] y := v_1.Args[0] v.reset(OpARMANDshiftLLreg) v.AddArg3(x, y, z) return true } break } // match: (AND x (SRL y z)) // result: (ANDshiftRLreg x y z) for { for _i0 := 0; _i0 <= 1; _i0, v_0, v_1 = _i0+1, v_1, v_0 { x := v_0 if v_1.Op != OpARMSRL { continue } z := v_1.Args[1] y := v_1.Args[0]
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Mon Nov 20 17:19:36 UTC 2023 - 486.8K bytes - Viewed (0) -
src/cmd/compile/internal/ssa/opGen.go
{2, 21503}, // R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 R12 R14 }, outputs: []outputInfo{ {0, 21503}, // R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 R12 R14 }, }, }, { name: "ANDshiftRLreg", argLen: 3, asm: arm.AAND, reg: regInfo{ inputs: []inputInfo{ {0, 21503}, // R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 R12 R14 {1, 21503}, // R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 R12 R14
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Thu May 23 15:49:20 UTC 2024 - 1M bytes - Viewed (0)