- Sort Score
- Result 10 results
- Languages All
Results 81 - 86 of 86 for output_shapes (0.18 sec)
-
tensorflow/compiler/mlir/tf2xla/api/v1/compile_mlir_util.cc
// the shape inference pass is run early in the pass pipeline, shape inference // during import is not necessary. config.enable_shape_inference = false; // Some graphs may require _output_shapes (an unregistered attribute) // to override shapes. It is unfortunately not always set correctly so only // do it optionally. config.unconditionally_use_set_output_shapes =
Registered: Sun Jun 16 05:45:23 UTC 2024 - Last Modified: Tue May 21 17:24:39 UTC 2024 - 45.3K bytes - Viewed (0) -
tensorflow/compiler/mlir/lite/ir/tfl_ops.td
let summary = "Transpose convolution operator"; let description = [{ Performs transpose convolution operation on input. }]; let arguments = (ins TFL_I32Tensor:$output_shape, TFL_TensorOf<[F32, QI8, QUI8, QI16]>:$weights, TFL_TensorOf<[F32, QI8, QUI8, QI16]>:$input, TFL_TensorOfOrNone<[F32, QI32, I64]>:$bias, TFL_PaddingAttr:$padding,
Registered: Sun Jun 16 05:45:23 UTC 2024 - Last Modified: Thu Jun 06 19:09:08 UTC 2024 - 186K bytes - Viewed (0) -
tensorflow/compiler/mlir/tensorflow/tests/constant-fold.mlir
func.func @testUnimplementedOp() -> (tensor<i32>, tensor<i32>) { %0 = arith.constant dense<1> : tensor<i32> %1 = arith.constant dense<2> : tensor<i32> %2 = "tf.Maximum"(%0, %1) {_output_shapes = ["tfshape$"]} : (tensor<i32>, tensor<i32>) -> tensor<i32> %3 = "tf.Minimum"(%0, %1) {random_attr = "hello"} : (tensor<i32>, tensor<i32>) -> tensor<i32> func.return %2, %3: tensor<i32>, tensor<i32>
Registered: Sun Jun 16 05:45:23 UTC 2024 - Last Modified: Wed Jan 31 23:22:24 UTC 2024 - 36.7K bytes - Viewed (0) -
tensorflow/compiler/mlir/tf2xla/tests/legalize-tf.mlir
// CHECK-DAG: [[LINSPACE:%.*]] = chlo.broadcast_add [[MUL]], [[START]] {broadcast_dimensions = array<i64>} // CHECK: return [[LINSPACE]] %0 = "tf.Const"() {_output_shapes = ["tfshape$"], device = "", dtype = i32, value = dense<4> : tensor<i32>} : () -> tensor<i32> %1 = "tf.LinSpace"(%arg0, %arg1, %0) : (tensor<f32>, tensor<f32>, tensor<i32>) -> tensor<4xf32> func.return %1 : tensor<4xf32>
Registered: Sun Jun 16 05:45:23 UTC 2024 - Last Modified: Mon May 06 18:46:23 UTC 2024 - 335.5K bytes - Viewed (0) -
tensorflow/compiler/mlir/tensorflow/ir/tf_ops_n_z.cc
IsWithinInt32Range); if (elements_all_in_int32_range) { std::vector<int32_t> output_shape(output_ty.getRank()); std::transform(output_ty.getShape().begin(), output_ty.getShape().end(), output_shape.begin(), [](int64_t val) { return static_cast<int32_t>(val); }); output_int_type = tensorflow::GetTypeFromTFTensorShape(
Registered: Sun Jun 16 05:45:23 UTC 2024 - Last Modified: Thu May 09 22:07:10 UTC 2024 - 170.8K bytes - Viewed (0) -
RELEASE.md
all the TensorFlow OPs included in each of the `TRTEngineOp`s. * `tf.tpu.experimental.embedding`: * `tf.tpu.experimental.embedding.FeatureConfig` now takes an additional argument `output_shape` which can specify the shape of the output activation for the feature. * `tf.tpu.experimental.embedding.TPUEmbedding` now has the same behavior
Registered: Sun Jun 16 05:45:23 UTC 2024 - Last Modified: Tue Jun 11 23:24:08 UTC 2024 - 730.3K bytes - Viewed (0)