- Sort Score
- Result 10 results
- Languages All
Results 81 - 90 of 197 for if64 (0.06 sec)
-
tensorflow/compiler/mlir/tfrt/tests/tf_to_corert/derived_attrs.mlir
%dense_value = "tf.ParseExampleV2"(%serialized, %names, %sparse_keys, %dense_keys, %ragged_keys, %dense_default) // CHECK: Tdense = [i64] // CHECK-SAME: dense_shapes = [#corert.shape<>] { device = "/device:CPU:0", num_sparse = 0 : i64, dense_shapes = [#tf_type.shape<>], resultSegmentSizes = array<i32: 0, 0, 0, 1, 0, 0>}
Registered: Sun Jun 16 05:45:23 UTC 2024 - Last Modified: Mon Aug 14 15:35:49 UTC 2023 - 959 bytes - Viewed (0) -
tensorflow/compiler/mlir/tensorflow/tests/tf_device_ops.mlir
func.func @no_operand_replicate() { tf_device.replicate {n = 2 : i32} { %0 = "tf.Const"() { value = dense<0> : tensor<i64> } : () -> tensor<i64> %1 = "tf.Const"() { value = dense<1> : tensor<i64> } : () -> tensor<i64> tf_device.return %0, %1 : tensor<i64>, tensor<i64> } func.return // CHECK: tf_device.replicate // CHECK-SAME: n = 2 // CHECK: tf_device.return } // -----
Registered: Sun Jun 16 05:45:23 UTC 2024 - Last Modified: Tue Jan 23 23:53:20 UTC 2024 - 7.7K bytes - Viewed (0) -
tensorflow/compiler/mlir/quantization/stablehlo/tests/passes/quantize/quantize_weight_only.mlir
%0 = stablehlo.convolution(%arg0, %arg1) dim_numbers = [b, 0, 1, f]x[0, 1, i, o]->[b, 0, 1, f], window = {pad = [[0, 1], [1, 1]]} {batch_group_count = 1 : i64, feature_group_count = 1 : i64} : (tensor<1x3x4x3xf32>, tensor<2x3x3x2xf32>) -> tensor<1x3x4x2xf32> return %0 : tensor<1x3x4x2xf32> } } // CHECK-LABEL: quantize_conv_fn // CHECK-SAME: %[[ARG0:.+]]: tensor<1x3x4x3xf32>
Registered: Sun Jun 16 05:45:23 UTC 2024 - Last Modified: Tue May 14 17:10:32 UTC 2024 - 4.8K bytes - Viewed (0) -
tensorflow/compiler/mlir/tf2xla/transforms/legalize_tf_patterns.td
include "tensorflow/compiler/mlir/tensorflow/ir/tf_ops.td" include "mhlo/IR/hlo_ops.td" def SignedIntTensor : TensorOf<[I1, I8, I16, I32, I64]>; def UnsignedIntTensor : TensorOf<[UI8, UI16, UI32, UI64]>; // IEEE compliant floating point tensors. def IEEEFloatTensor : TensorOf<[F16, F32, F64]>; //===----------------------------------------------------------------------===// // BatchNorm op patterns.
Registered: Sun Jun 16 05:45:23 UTC 2024 - Last Modified: Mon May 06 18:46:23 UTC 2024 - 34.8K bytes - Viewed (0) -
tensorflow/compiler/mlir/tensorflow/tests/split_into_island_per_op.mlir
Registered: Sun Jun 16 05:45:23 UTC 2024 - Last Modified: Mon Oct 30 06:52:55 UTC 2023 - 20.2K bytes - Viewed (0) -
tensorflow/compiler/mlir/quantization/stablehlo/tests/passes/unwrap_xla_call_module_op.mlir
%3 = "tf.XlaCallModule"(%2) <{Sout = [#tf_type.shape<6x5>], dim_args_spec = [], disabled_checks = [], has_token_input_output = false, module = "", platforms = ["CPU"], version = 9 : i64}> {_entry_function = @main_1, _stablehlo_module_attrs = {}, device = ""} : (tensor<3x10xf32>)...
Registered: Sun Jun 16 05:45:23 UTC 2024 - Last Modified: Thu Feb 08 22:40:14 UTC 2024 - 3.7K bytes - Viewed (0) -
tensorflow/compiler/mlir/lite/metrics/error_collector_inst_test.cc
"Failed at tf.StridedSlice op\nsee current operation: %2 = " "\"tf.StridedSlice\"(%arg0, %1, %1, %0) <{begin_mask = 11 : " "i64, ellipsis_mask = 0 : i64, end_mask = 11 : i64, new_axis_mask = " "4 : i64, shrink_axis_mask = 0 : i64}> {device = \"\"} : " "(tensor<*xf32>, tensor<4xi32>, tensor<4xi32>, tensor<4xi32>) " "-> tensor<*xf32>\nError code: ERROR_NEEDS_FLEX_OPS",
Registered: Sun Jun 16 05:45:23 UTC 2024 - Last Modified: Mon Mar 25 01:48:36 UTC 2024 - 8.2K bytes - Viewed (0) -
tensorflow/compiler/mlir/tf2xla/transforms/legalization_op_config_test.cc
Registered: Sun Jun 16 05:45:23 UTC 2024 - Last Modified: Thu May 30 03:31:01 UTC 2024 - 8.4K bytes - Viewed (0) -
tensorflow/compiler/mlir/quantization/tensorflow/tests/fake_quant_e2e_flow.mlir
%0 = "tf.FakeQuantWithMinMaxArgs"(%arg1) {device = "", max = 2.000000e+00 : f32, min = -1.000000e+00 : f32, narrow_range = false, num_bits = 8 : i64} : (tensor<2x3x3x2xf32>) -> tensor<*xf32> %1 = "tf.FakeQuantWithMinMaxArgs"(%arg0) {device = "", max = 2.000000e-01 : f32, min = -1.000000e-01 : f32, narrow_range = false, num_bits = 8 : i64} : (tensor<1x3x4x3xf32>) -> tensor<*xf32>
Registered: Sun Jun 16 05:45:23 UTC 2024 - Last Modified: Mon Oct 30 06:52:55 UTC 2023 - 3.5K bytes - Viewed (0) -
platforms/native/platform-native/src/main/java/org/gradle/nativeplatform/toolchain/internal/msvcpp/LegacyWindowsSdkInstall.java
"bin/x86", "Bin" }; private static final String[] BINPATHS_AMD64 = { "bin/x64" }; private static final String[] BINPATHS_IA64 = { "bin/IA64" }; private static final String[] BINPATHS_ARM = { "bin/arm" }; private static final String LIBPATH_SDK8 = "Lib/win8/um/"; private static final String LIBPATH_SDK81 = "Lib/winv6.3/um/";
Registered: Wed Jun 12 18:38:38 UTC 2024 - Last Modified: Thu Nov 16 20:20:03 UTC 2023 - 5.1K bytes - Viewed (0)