Search Options

Results per page
Sort
Preferred Languages
Advance

Results 41 - 50 of 82 for conv2 (0.1 sec)

  1. tensorflow/compiler/mlir/quantization/tensorflow/tests/insert_custom_aggregation_ops.mlir

        func.return %add : tensor<*xf32>
      }
    
      func.func @composite_conv2d_with_relu6_fn(%arg0: tensor<*xf32>, %arg1: tensor<*xf32>) -> tensor<*xf32> attributes {tf_quant.composite_function} {
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Fri May 10 04:07:09 UTC 2024
    - 32.1K bytes
    - Viewed (0)
  2. src/cmd/compile/internal/typecheck/_builtin/runtime.go

    func countrunes(string) int
    
    // Convert non-interface type to the data word of a (empty or nonempty) interface.
    func convT(typ *byte, elem *any) unsafe.Pointer
    
    // Same as convT, for types with no pointers in them.
    func convTnoptr(typ *byte, elem *any) unsafe.Pointer
    
    // Specialized versions of convT for specific types.
    // These functions take concrete types in the runtime. But they may
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue May 21 21:08:03 UTC 2024
    - 10.6K bytes
    - Viewed (0)
  3. tensorflow/compiler/mlir/quantization/tensorflow/passes/quantized_function_library_tf_drq.mlir

        %5 = "tf.MatMul"(%1, %3) {
          attr_map = "transpose_a:0,transpose_b:1"
        } : (tensor<*xi32>, tensor<*xi32>) -> tensor<*xi32>
        func.return %5 : tensor<*xi32>
      }
    
      // Conv2D with int32 accumulation
      func.func private @internal_conv2d_fn(
                             %input : tensor<*xi8>, %filter : tensor<*xi8>,
                             %input_scale : tensor<*xf32>, %input_zp : tensor<*xi32>,
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Fri Mar 03 15:43:38 UTC 2023
    - 12.2K bytes
    - Viewed (0)
  4. tensorflow/compiler/mlir/quantization/tensorflow/passes/replace_cast_hacks_with_tf_xla_ops.cc

      // Input: [N, H, W, C] for Conv2D or [N, D, H, W, C] for Conv3D.
      dnums.set_input_batch_dimension(0);
      dnums.set_input_feature_dimension(num_dims - 1);
      // Kernel: [K, K, I, O] for Conv2D or [K, K, K, I, O] for Conv3D.
      dnums.set_kernel_input_feature_dimension(num_dims - 2);
      dnums.set_kernel_output_feature_dimension(num_dims - 1);
      // Output: [N, H, W, C] for Conv2D or [N, D, H, W, C] for Conv3D.
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Thu Apr 25 16:01:03 UTC 2024
    - 47.1K bytes
    - Viewed (0)
  5. tensorflow/compiler/mlir/lite/transforms/prepare_patterns.td

                  (UpdateShapeWithAxis<-1> $qtype, $old_value))),
              [(CanUpdateShapeWithAxis<-1> $qtype, $old_value)]>;
    
    // The axis is set to 0 because the transpose is from the legalization of
    // tf.conv2d and the new channel axis is the first dimension.
    def ReorderTransposeDequantQuantUsedByConv :
          Pat<(TF_TransposeOp:$old_value
                  (TFL_DequantizeOp (TFL_QuantizeOp $input, $qtype)), $perm),
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Tue Apr 30 00:40:15 UTC 2024
    - 10.5K bytes
    - Viewed (0)
  6. tensorflow/compiler/mlir/quantization/tensorflow/tests/quantize_composite_functions_weight_only.mlir

        %conv = "tf.Conv2D"(%arg0, %arg1) {attr_map = "0:strides,1:use_cudnn_on_gpu,2:padding,3:explicit_paddings,4:dilations", data_format = "NHWC", device = "", dilations = [1, 2, 2, 1], explicit_paddings = [], padding = "SAME", strides = [1, 1, 2, 1], use_cudnn_on_gpu = true} : (tensor<1x2x2x3xf32>, tensor<2x3x3x2xf32>) -> tensor<*xf32>
        return %conv : tensor<*xf32>
      }
    
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Mon Oct 30 06:52:55 UTC 2023
    - 11.3K bytes
    - Viewed (0)
  7. platforms/software/dependency-management/src/integTest/groovy/org/gradle/integtests/resolve/caching/CachedMissingModulesIntegrationTest.groovy

            }
        }
        configurations { conf1; conf2 }
        dependencies {
            conf1 'group:projectA:1.0'
            conf2 'group:projectA:1.+'
        }
    
        task cache {
            def conf1 = configurations.conf1
            doLast { println conf1.files }
        }
        task retrieve(type: Sync) {
            into 'libs'
            from configurations.conf2
        }
        """
    
            and:
    Registered: Wed Jun 12 18:38:38 UTC 2024
    - Last Modified: Tue Oct 24 06:54:47 UTC 2023
    - 18.1K bytes
    - Viewed (0)
  8. tensorflow/compiler/mlir/quantization/tensorflow/passes/lift_quantizable_spots_as_functions.cc

        } else if (function_name.contains("conv2d")) {
          // For Conv2D, the channel dimension must be static to calculate the
          // feature group count.
          if (!HasStaticShapeAtDims(call_op->getOperand(0), /*dims=*/3)) {
            return absl::InternalError(
                "The channel dimension of Conv2D is required to be static.");
          }
        } else if (function_name.contains("conv3d")) {
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Fri May 10 04:07:09 UTC 2024
    - 16.4K bytes
    - Viewed (0)
  9. src/encoding/base64/base64_test.go

    			got := tt.enc.EncodeToString([]byte(p.decoded))
    			testEqual(t, "Encode(%q) = %q, want %q", p.decoded, got, tt.conv(p.encoded))
    			dst := tt.enc.AppendEncode([]byte("lead"), []byte(p.decoded))
    			testEqual(t, `AppendEncode("lead", %q) = %q, want %q`, p.decoded, string(dst), "lead"+tt.conv(p.encoded))
    		}
    	}
    }
    
    func TestEncoder(t *testing.T) {
    	for _, p := range pairs {
    		bb := &strings.Builder{}
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Sun Sep 03 18:57:29 UTC 2023
    - 15.9K bytes
    - Viewed (0)
  10. tensorflow/compiler/mlir/quantization/tensorflow/tests/quantize_xla.mlir

      %conv = "tf.Conv2D"(%dq_input, %dq_weight) {attr_map = "0:strides,1:use_cudnn_on_gpu,2:padding,3:explicit_paddings,4:dilations", data_format = "NHWC", device = "", dilations = [1, 1, 1, 1], explicit_paddings = [], padding = "VALID", strides = [1, 1, 2, 1], use_cudnn_on_gpu = true} : (tensor<1x3x4x3xf32>, tensor<2x3x3x2xf32>) -> tensor<*xf32>
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Wed May 08 19:32:28 UTC 2024
    - 11.4K bytes
    - Viewed (0)
Back to top