Search Options

Results per page
Sort
Preferred Languages
Advance

Results 31 - 40 of 198 for ARG1 (0.04 sec)

  1. src/cmd/compile/internal/ssa/_gen/LOONG64Ops.go

    		{name: "SUBF", argLength: 2, reg: fp21, asm: "SUBF"},                    // arg0 - arg1
    		{name: "SUBD", argLength: 2, reg: fp21, asm: "SUBD"},                    // arg0 - arg1
    		{name: "MULF", argLength: 2, reg: fp21, asm: "MULF", commutative: true}, // arg0 * arg1
    		{name: "MULD", argLength: 2, reg: fp21, asm: "MULD", commutative: true}, // arg0 * arg1
    		{name: "DIVF", argLength: 2, reg: fp21, asm: "DIVF"},                    // arg0 / arg1
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Nov 21 19:04:19 UTC 2023
    - 25.2K bytes
    - Viewed (0)
  2. staging/src/k8s.io/apiserver/pkg/cel/library/authz.go

    	resourceCheck, ok := arg1.(resourceCheckVal)
    	if !ok {
    		return types.MaybeNoSuchOverloadErr(arg1)
    	}
    
    	namespace, ok := arg2.Value().(string)
    	if !ok {
    		return types.MaybeNoSuchOverloadErr(arg1)
    	}
    
    	result := resourceCheck
    	result.namespace = namespace
    	return result
    }
    
    func resourceCheckName(arg1, arg2 ref.Val) ref.Val {
    Registered: Sat Jun 15 01:39:40 UTC 2024
    - Last Modified: Wed Aug 23 21:31:27 UTC 2023
    - 21.1K bytes
    - Viewed (0)
  3. tensorflow/compiler/mlir/tensorflow/tests/tpu_sharding_identification.mlir

    func.func @cluster_func(%arg0: tensor<*xi32>, %arg1: tensor<*xi32>) -> (tensor<*xi32>, tensor<*xi32>) {
      func.return %arg0, %arg1 : tensor<*xi32>, tensor<*xi32>
    }
    
    // -----
    
    // CHECK-LABEL: func @check_propagation_downwards_with_alias
    func.func @check_propagation_downwards_with_alias(%arg0: tensor<*xi32>, %arg1: tensor<*xi32>) {
      // CHECK:      tf_device.cluster_func
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Tue Feb 20 19:07:52 UTC 2024
    - 47.5K bytes
    - Viewed (0)
  4. src/cmd/compile/internal/ssa/_gen/MIPS64Ops.go

    		{name: "ADDF", argLength: 2, reg: fp21, asm: "ADDF", commutative: true}, // arg0 + arg1
    		{name: "ADDD", argLength: 2, reg: fp21, asm: "ADDD", commutative: true}, // arg0 + arg1
    		{name: "SUBF", argLength: 2, reg: fp21, asm: "SUBF"},                    // arg0 - arg1
    		{name: "SUBD", argLength: 2, reg: fp21, asm: "SUBD"},                    // arg0 - arg1
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed May 24 03:36:31 UTC 2023
    - 25.5K bytes
    - Viewed (0)
  5. src/cmd/compile/internal/ssa/_gen/genericOps.go

    	{name: "Copysign", argLength: 2}, // copy sign from arg0 to arg1
    
    	// Float min/max implementation, if hardware is available.
    	{name: "Min64F", argLength: 2}, // min(arg0,arg1)
    	{name: "Min32F", argLength: 2}, // min(arg0,arg1)
    	{name: "Max64F", argLength: 2}, // max(arg0,arg1)
    	{name: "Max32F", argLength: 2}, // max(arg0,arg1)
    
    	// 3-input opcode.
    	// Fused-multiply-add, float64 only.
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu May 23 15:49:20 UTC 2024
    - 42.6K bytes
    - Viewed (0)
  6. tensorflow/compiler/mlir/tensorflow/tests/tpu_resource_partitioning.mlir

    // CHECK-LABEL: func @no_spmd
    // CHECK-SAME: ([[ARG0:%.+]]: tensor<!tf_type.resource<tensor<i32>>>, [[ARG1:%.+]]: tensor<!tf_type.resource<tensor<i32>>>)
    func.func @no_spmd(%arg0: tensor<!tf_type.resource<tensor<i32>>>, %arg1: tensor<!tf_type.resource<tensor<i32>>>) {
      // CHECK:      "tf.TPUPartitionedInputV2"([[ARG0]], [[ARG1]])
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Tue Jan 23 23:53:20 UTC 2024
    - 15.7K bytes
    - Viewed (0)
  7. tensorflow/compiler/mlir/tensorflow/tests/split_into_island_per_op.mlir

    func.func @switch_and_merge(%arg0: tensor<*xi32>, %arg1: tensor<i32>) -> (tensor<*xi32>, tensor<i32>) {
      // expected-error@below {{expected graph op to contain only a single island_op and a single fetch_op}}
      %graph:2 = tf_executor.graph {
        %island0:3 = tf_executor.island {
          %add = "tf.Add"(%arg0, %arg1) : (tensor<*xi32>, tensor<i32>) -> tensor<*xi32>
          %less = "tf.Less"(%arg1, %arg1) : (tensor<i32>, tensor<i32>) -> tensor<i1>
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Mon Oct 30 06:52:55 UTC 2023
    - 20.2K bytes
    - Viewed (0)
  8. tensorflow/compiler/mlir/tensorflow/tests/functional-control-flow-to-regions.mlir

    func.func private @testIf1Else(tensor<*xf32>) -> tensor<*xf32>
    
    // CHECK-LABEL: func @testIf1Result(%arg0: tensor<i1>, %arg1: tensor<*xf32>)
    func.func @testIf1Result(%arg0: tensor<i1>, %arg1: tensor<*xf32>) -> tensor<*xf32> {
      %0 = "tf.If"(%arg0, %arg1) {
        then_branch = @testIf1Then, else_branch = @testIf1Else, is_stateless = false,
        _attr0 = 10, _attr1 = true, attr2 = "hello"
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Mon Nov 06 21:59:28 UTC 2023
    - 11.9K bytes
    - Viewed (0)
  9. platforms/core-runtime/logging/src/main/java/org/gradle/internal/logging/slf4j/BuildOperationAwareLogger.java

            log(logLevel, throwable, format, new Object[]{arg});
        }
    
        private void log(LogLevel logLevel, Throwable throwable, String format, Object arg1, Object arg2) {
            log(logLevel, throwable, format, new Object[]{arg1, arg2});
        }
    
        private void log(LogLevel logLevel, Throwable throwable, String format, Object[] args) {
            FormattingTuple tuple = MessageFormatter.arrayFormat(format, args);
    Registered: Wed Jun 12 18:38:38 UTC 2024
    - Last Modified: Tue May 28 13:09:37 UTC 2024
    - 13.1K bytes
    - Viewed (0)
  10. tensorflow/compiler/mlir/lite/tests/lower-static-tensor-list.mlir

    func.func @tensorlistGetItem(%arg0: tensor<3x10xf32>, %arg1: tensor<1xi32>, %arg2: tensor<i32>) -> (tensor<10xf32>, tensor<3x10xf32>) {
      %0 = "tf.TensorListFromTensor"(%arg0, %arg1) : (tensor<3x10xf32>, tensor<1xi32>) -> tensor<!tf_type.variant<tensor<10xf32>>>
      %1 = "tf.TensorListGetItem"(%0, %arg2, %arg1) : (tensor<!tf_type.variant<tensor<10xf32>>>, tensor<i32>, tensor<1xi32>) -> tensor<10xf32>
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Mon Oct 30 06:52:55 UTC 2023
    - 39.9K bytes
    - Viewed (0)
Back to top