Search Options

Results per page
Sort
Preferred Languages
Advance

Results 11 - 20 of 135 for _arg0 (0.05 sec)

  1. tensorflow/compiler/mlir/tensorflow/tests/mark_ops_for_outside_compilation.mlir

        %2:2 = "tf.WhileRegion"(%1, %arg0) ({
          ^bb0(%carg0: tensor<f32>, %carg1: tensor<i32>):
             %limit = arith.constant dense<5> : tensor<i32>
             %cond = "tf.NotEqual"(%carg1, %limit) : (tensor<i32>, tensor<i32>) -> tensor<i1>
             "tf.Yield"(%cond) : (tensor<i1>) -> ()
        },  {
          ^bb0(%barg0: tensor<f32>, %barg1: tensor<i32>):
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Wed Apr 24 16:22:32 UTC 2024
    - 29.5K bytes
    - Viewed (0)
  2. src/cmd/compile/internal/ssa/_gen/LOONG64Ops.go

    		// atomic compare and swap.
    		// arg0 = pointer, arg1 = old value, arg2 = new value, arg3 = memory.
    		// if *arg0 == arg1 {
    		//   *arg0 = arg2
    		//   return (true, memory)
    		// } else {
    		//   return (false, memory)
    		// }
    		// DBAR
    		// MOVV $0, Rout
    		// LL	(Rarg0), Rtmp
    		// BNE	Rtmp, Rarg1, 4(PC)
    		// MOVV Rarg2, Rout
    		// SC	Rout, (Rarg0)
    		// BEQ	Rout, -4(PC)
    		// DBAR
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Nov 21 19:04:19 UTC 2023
    - 25.2K bytes
    - Viewed (0)
  3. tensorflow/compiler/mlir/lite/tests/canonicalize.mlir

    // CHECK-LABEL: @squeeze_folder
    func.func @squeeze_folder(%arg0 : tensor<?x?xf32>) -> tensor<?x?xf32> {
      %0 = "tfl.squeeze"(%arg0) : (tensor<?x?xf32>) -> tensor<?x?xf32>
      // CHECK: return %arg0
      func.return %0 : tensor<?x?xf32>
    }
    
    // -----
    
    // CHECK-LABEL: @squeeze_folder
    func.func @squeeze_folder(%arg0 : tensor<?x?xf32>) -> tensor<*xf32> {
      %0 = "tfl.squeeze"(%arg0) : (tensor<?x?xf32>) -> tensor<*xf32>
      // CHECK: "tfl.squeeze"
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Thu May 02 09:41:17 UTC 2024
    - 20.6K bytes
    - Viewed (0)
  4. src/cmd/compile/internal/ssa/_gen/PPC64Ops.go

    		{name: "MODSD", argLength: 2, reg: gp21, asm: "MODSD", typ: "Int64"},  // arg0 % arg1 (signed 64-bit)
    		{name: "MODUW", argLength: 2, reg: gp21, asm: "MODUW", typ: "UInt32"}, // arg0 % arg1 (unsigned 32-bit)
    		{name: "MODSW", argLength: 2, reg: gp21, asm: "MODSW", typ: "Int32"},  // arg0 % arg1 (signed 32-bit)
    		// MOD is implemented as rem := arg0 - (arg0/arg1) * arg1
    
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed May 22 19:59:38 UTC 2024
    - 43.8K bytes
    - Viewed (0)
  5. tensorflow/compiler/mlir/tensorflow/tests/resource-alias-analysis-test.mlir

      // expected-remark@below {{Region #1, Arg #2, ID 7 : 1, 7, 8}}
      %w:3 = "tf.WhileRegion"(%arg0, %arg1, %arg2) ({
              ^bb0(%carg0: !tf_res, %carg1: !tf_res, %carg2: !tf_res):
              %0 = arith.constant dense<false> : tensor<i1>
              "tf.Yield"(%0) : (tensor<i1>) -> ()
             },{
              ^bb0(%barg0: !tf_res, %barg1: !tf_res, %barg2: !tf_res):
              // expected-remark@below {{Result #0, ID 1 : Unknown}}
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Fri Jul 21 17:19:47 UTC 2023
    - 22.2K bytes
    - Viewed (0)
  6. tensorflow/compiler/mlir/tf2xla/tests/legalize-tf-quant.mlir

      // CHECK: cond
    
      // CHECK: do
      // CHECK: mhlo.return %[[ARG0]], %[[ARG1]] : tensor<2x?xi8>, tensor<?x2xi8>
    
      %2:2 = "tf.WhileRegion"(%0, %1) ({
      ^bb0(%carg0: tensor<2x2x!tf_type.qint8>, %carg1: tensor<2x2x!tf_type.qint8>):
        %check = "tf.Equal"(%arg1, %one) : (tensor<i32>, tensor<i32>) -> tensor<i1>
        "tf.Yield"(%check) : (tensor<i1>) -> ()
        }, {
      ^bb0(%barg0: tensor<2x?x!tf_type.qint8>, %barg1: tensor<?x2x!tf_type.qint8>):
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Thu May 09 01:25:29 UTC 2024
    - 37.3K bytes
    - Viewed (0)
  7. tensorflow/compiler/jit/extract_outside_compilation_pass_test.cc

      // Build the graph:
      // "add" = "arg0" + "arg1"
      // "ret0" = "add"
      // "ret1" = "arg1"
      tensorflow::Scope s = tensorflow::Scope::NewRootScope();
      Output arg0 = ops::_Arg(s.WithOpName("arg0"), DT_INT32, 0);
      Output arg1 = ops::_Arg(s.WithOpName("arg1"), DT_FLOAT, 1);
      Output arg2 = ops::_Arg(s.WithOpName("arg2"), DT_INT32, 2);
      Output add = ops::Add(s.WithOpName("add"), arg0, arg0);
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Wed Sep 06 19:12:29 UTC 2023
    - 41K bytes
    - Viewed (0)
  8. tensorflow/compiler/jit/encapsulate_xla_computations_pass_test.cc

      auto arg0 = ops::_Arg(scope.WithOpName("a_0_arg"), DT_INT32, 0);
      auto arg1 = ops::_Arg(scope.WithOpName("b_0_arg"), DT_FLOAT, 1);
      auto arg2 = ops::_Arg(scope.WithOpName("c_0_arg"), DT_INT32, 2);
      auto arg3 = ops::_Arg(scope.WithOpName("d_0_arg"), DT_FLOAT, 3);
    
      auto arg4 = ops::_Arg(scope.WithOpName("u_0_arg"), DT_RESOURCE, 4);
      auto arg5 = ops::_Arg(scope.WithOpName("v_0_arg"), DT_RESOURCE, 5);
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Mon Oct 16 18:03:15 UTC 2023
    - 14.7K bytes
    - Viewed (0)
  9. src/cmd/compile/internal/ssa/_gen/RISCV64Ops.go

    		// Atomic compare and swap.
    		// arg0 = pointer, arg1 = old value, arg2 = new value, arg3 = memory.
    		// if *arg0 == arg1 {
    		//   *arg0 = arg2
    		//   return (true, memory)
    		// } else {
    		//   return (false, memory)
    		// }
    		// MOV  $0, Rout
    		// LR	(Rarg0), Rtmp
    		// BNE	Rtmp, Rarg1, 3(PC)
    		// SC	Rarg2, (Rarg0), Rtmp
    		// BNE	Rtmp, ZERO, -3(PC)
    		// MOV  $1, Rout
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu Mar 07 14:57:07 UTC 2024
    - 30.7K bytes
    - Viewed (0)
  10. src/runtime/race_amd64.s

    	// can be executed on g0. Second, it is called frequently, so will
    	// benefit from this fast path.
    	CMPQ	RARG0, $0
    	JNE	rest
    	get_tls(RARG0)
    	MOVQ	g(RARG0), RARG0
    	MOVQ	g_m(RARG0), RARG0
    	MOVQ	m_p(RARG0), RARG0
    	MOVQ	p_raceprocctx(RARG0), RARG0
    	MOVQ	RARG0, (RARG1)
    	RET
    
    rest:
    	// Transition from C ABI to Go ABI.
    	PUSH_REGS_HOST_TO_ABI0()
    	// Set g = g0.
    	get_tls(R12)
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri May 17 18:37:29 UTC 2024
    - 15.1K bytes
    - Viewed (0)
Back to top