alignUp - Code Search

src/runtime/race_amd64.s

// Arguments are passed in DI, SI, DX, CX, R8, R9, the rest is on stack.
// Callee-saved registers are: BX, BP, R12-R15.
// SP must be 16-byte aligned.
// On Windows:
// Arguments are passed in CX, DX, R8, R9, the rest is on stack.
// Callee-saved registers are: BX, BP, DI, SI, R12-R15.
// SP must be 16-byte aligned. Windows also requires "stack-backing" for the 4 register arguments:
// https://learn.microsoft.com/en-us/cpp/build/x64-calling-convention

Registered: Wed Jun 12 16:32:35 UTC 2024

- Last Modified: Fri May 17 18:37:29 UTC 2024

- 15.1K bytes

- Viewed (0)

github.com/golang/go

src/cmd/vendor/github.com/google/pprof/internal/binutils/binutils.go

		// we don't want to do it every time. But if _stext happens to be
		// page-aligned but isn't the same as Vaddr, we would symbolize
		// wrong. So if the name the addresses aren't page aligned, or if
		// the name is "vmlinux" we read _stext. We can be wrong if: (1)
		// someone passes a kernel path that doesn't contain "vmlinux" AND
		// (2) _stext is page-aligned AND (3) _stext is not at Vaddr
		symbols, err := ef.Symbols()

Registered: Wed Jun 12 16:32:35 UTC 2024

- Last Modified: Fri May 31 19:48:28 UTC 2024

- 22.3K bytes

- Viewed (0)

github.com/kubernetes/kubernetes

pkg/kubelet/cm/cpumanager/topology_hints_test.go

		expectedHints []topologymanager.TopologyHint
	}{
		{
			// CPU available on numa node[0 ,1]. CPU on numa node 0 can satisfy request of 2 CPU's
			description:   "AlignBySocket:false, Preferred hints does not contains socket aligned hints",
			pod:           *testPod1,
			container:     *testContainer1,
			defaultCPUSet: cpuset.New(2, 3, 11),
			topology:      topoDualSocketMultiNumaPerSocketHT,

Registered: Sat Jun 15 01:39:40 UTC 2024

- Last Modified: Wed Apr 24 18:25:29 UTC 2024

- 19K bytes

- Viewed (0)

github.com/tiangolo/fastapi

docs/en/docs/img/deployment/https/https08.drawio

                </mxCell>
                <mxCell id="3" value="&lt;font face=&quot;Roboto&quot;&gt;&lt;span style=&quot;font-size: 24px&quot;&gt;Server(s)&lt;/span&gt;&lt;/font&gt;" style="text;html=1;strokeColor=none;fillColor=none;align=center;verticalAlign=middle;whiteSpace=wrap;rounded=0;strokeWidth=3;fontFamily=Roboto Mono, mono;FType=g;" parent="1" vertex="1">
                    <mxGeometry x="710" y="-50" width="300" height="80" as="geometry"/>

Registered: Mon Jun 17 08:32:26 UTC 2024

- Last Modified: Thu May 12 00:06:16 UTC 2022

- 20.9K bytes

- Viewed (0)

github.com/golang/go

src/runtime/asm_s390x.s

	MOVD	g, R2			// arg 0: G
	// C functions expect 160 bytes of space on caller stack frame
	// and an 8-byte aligned stack pointer
	MOVD	R15, R9			// save current stack (R9 is preserved in the Linux ABI)
	SUB	$160, R15		// reserve 160 bytes
	MOVD    $~7, R6
	AND 	R6, R15			// 8-byte align
	BL	R11			// this call clobbers volatile registers according to Linux ABI (R0-R5, R14)
	MOVD	R9, R15			// restore stack

Registered: Wed Jun 12 16:32:35 UTC 2024

- Last Modified: Thu Jan 25 09:18:28 UTC 2024

- 28.1K bytes

- Viewed (0)

github.com/tiangolo/fastapi

docs/en/docs/img/deployment/https/https.drawio

                </mxCell>
                <mxCell id="3" value="&lt;font face=&quot;Roboto&quot;&gt;&lt;span style=&quot;font-size: 24px&quot;&gt;Server(s)&lt;/span&gt;&lt;/font&gt;" style="text;html=1;strokeColor=none;fillColor=none;align=center;verticalAlign=middle;whiteSpace=wrap;rounded=0;strokeWidth=3;fontFamily=Roboto Mono, mono;FType=g;" vertex="1" parent="1">
                    <mxGeometry x="710" y="-50" width="300" height="80" as="geometry"/>

Registered: Mon Jun 17 08:32:26 UTC 2024

- Last Modified: Thu May 12 00:06:16 UTC 2022

- 25.7K bytes

- Viewed (0)

github.com/golang/go

src/runtime/race_ppc64le.s

// Third, in long-term it will allow to remove cyclic runtime/race dependency on cmd/go.

// A brief recap of the ppc64le calling convention.
// Arguments are passed in R3, R4, R5 ...
// SP must be 16-byte aligned.

// Note that for ppc64x, LLVM follows the standard ABI and
// expects arguments in registers, so these functions move
// the arguments from storage to the registers expected
// by the ABI.

Registered: Wed Jun 12 16:32:35 UTC 2024

- Last Modified: Fri May 17 18:37:29 UTC 2024

- 17K bytes

- Viewed (0)

github.com/golang/go

src/cmd/trace/tasks.go

}
table#reqs tr.first {
  font-weight: bold;
}
table#reqs td {
  font-family: monospace;
}
table#reqs td.when {
  text-align: right;
  white-space: nowrap;
}
table#reqs td.elapsed {
  padding: 0 0.5em;
  text-align: right;
  white-space: pre;
  width: 10em;
}
address {
  font-size: smaller;
  margin-top: 5em;
}
</style>
<body>

Registered: Wed Jun 12 16:32:35 UTC 2024

- Last Modified: Fri May 17 18:48:18 UTC 2024

- 11.8K bytes

- Viewed (0)

github.com/gradle/gradle

platforms/software/dependency-management/src/integTest/groovy/org/gradle/integtests/resolve/capabilities/CapabilitiesRulesIntegrationTest.groovy

                @Override
                void execute(ComponentMetadataContext context) {
                    def id = context.details.id
                    if (id.group == "aligned") {
                        context.details.belongsTo('aligned:virtual:1.0')
                        context.details.allVariants {
                            withCapabilities {

Registered: Wed Jun 12 18:38:38 UTC 2024

- Last Modified: Tue Oct 10 21:10:11 UTC 2023

- 17.1K bytes

- Viewed (0)

github.com/golang/go

src/cmd/trace/goroutines.go

  padding-right: 8px;
  padding-top: 4px;
  padding-bottom: 4px;
}
.details tr:hover {
  background-color: #f2f2f2;
}
.details td {
  text-align: right;
  border: 1px solid black;
}
.details td.id {
  text-align: left;
}
.stacked-bar-graph {
  width: 300px;
  height: 10px;
  color: #414042;
  white-space: nowrap;
  font-size: 5px;
}
.stacked-bar-graph span {

Registered: Wed Jun 12 16:32:35 UTC 2024

- Last Modified: Fri May 17 18:48:18 UTC 2024

- 10.9K bytes

- Viewed (0)

Search Options