Search Options

Results per page
Sort
Preferred Languages
Advance

Results 51 - 55 of 55 for Uregs (0.09 sec)

  1. src/runtime/defs_linux_ppc64le.go

    	ss_flags  int32
    	pad_cgo_0 [4]byte
    	ss_size   uintptr
    }
    
    type sigcontext struct {
    	_unused     [4]uint64
    	signal      int32
    	_pad0       int32
    	handler     uint64
    	oldmask     uint64
    	regs        *ptregs
    	gp_regs     [48]uint64
    	fp_regs     [33]float64
    	v_regs      *vreg
    	vmx_reserve [101]int64
    }
    
    type ucontext struct {
    	uc_flags    uint64
    	uc_link     *ucontext
    	uc_stack    stackt
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Aug 22 19:05:10 UTC 2023
    - 3.7K bytes
    - Viewed (0)
  2. src/cmd/compile/internal/test/abiutilsaux_test.go

    	}
    	return ""
    }
    
    func nrtest(t *testing.T, ft *types.Type, expected int) {
    	types.CalcSize(ft)
    	got := configAMD64.NumParamRegs(ft)
    	if got != expected {
    		t.Errorf("]\nexpected num regs = %d, got %d, type %v", expected, got, ft)
    	}
    }
    
    func abitest(t *testing.T, ft *types.Type, exp expectedDump) {
    
    	types.CalcSize(ft)
    
    	// Analyze with full set of registers.
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed Sep 13 18:34:00 UTC 2023
    - 3.2K bytes
    - Viewed (0)
  3. src/runtime/memclr_ppc64x.s

    zero512setup:  // setup for dcbz loop
    	CMP  R4, $512   // check if at least 512
    	BLT  remain
    	SRD  $9, R4, R8 // loop count for 512 chunks
    	MOVD R8, CTR    // set up counter
    	MOVD $128, R9   // index regs for 128 bytes
    	MOVD $256, R10
    	MOVD $384, R11
    	PCALIGN $16
    zero512:
    	DCBZ (R3+R0)        // clear first chunk
    	DCBZ (R3+R9)        // clear second chunk
    	DCBZ (R3+R10)       // clear third chunk
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue May 16 17:08:59 UTC 2023
    - 4.4K bytes
    - Viewed (0)
  4. src/cmd/compile/internal/ssa/flagalloc.go

    			// with the flag users. This breaks the SSA representation.
    			// We could fix up the users with another pass, but for now
    			// we'll just leave it. (Regalloc has the same issue for
    			// standard regs, and it runs next.)
    			// For this reason, take care not to add this flag
    			// generator to the remove list.
    		}
    	}
    
    	// Save live flag state for later.
    	for _, b := range f.Blocks {
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Oct 31 21:41:20 UTC 2022
    - 6.7K bytes
    - Viewed (0)
  5. src/cmd/internal/obj/x86/asm_test.go

    	}
    	memAddr := func(base, index int16) *obj.Addr {
    		return &obj.Addr{Type: obj.TYPE_MEM, Reg: base, Index: index}
    	}
    
    	// TODO(quasilyte): oclass doesn't return Yxxx for X/Y regs with
    	// ID higher than 7. We don't encode such instructions, but this
    	// behavior seems inconsistent. It should probably either
    	// never check for arch or do it in all cases.
    
    	oclassTestsCommon := []*oclassTest{
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Jul 28 19:39:51 UTC 2023
    - 9.2K bytes
    - Viewed (0)
Back to top