Search Options

Results per page
Sort
Preferred Languages
Advance

Results 1 - 10 of 25 for vpopcntw (0.12 sec)

  1. src/cmd/asm/internal/asm/testdata/avx512enc/avx512_bitalg.s

    	VPOPCNTW X5, K3, X23                               // 62e2fd0b54fd
    	VPOPCNTW X25, K3, X23                              // 6282fd0b54f9
    	VPOPCNTW (CX), K3, X23                             // 62e2fd0b5439
    	VPOPCNTW 99(R15), K3, X23                          // 62c2fd0b54bf63000000
    	VPOPCNTW X20, K3, X2                               // 62b2fd0b54d4
    	VPOPCNTW X5, K3, X2                                // 62f2fd0b54d5
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue May 22 14:57:15 UTC 2018
    - 10.4K bytes
    - Viewed (0)
  2. src/cmd/internal/obj/ppc64/anames.go

    	"VSLD",
    	"VSRD",
    	"VSA",
    	"VSRAB",
    	"VSRAH",
    	"VSRAW",
    	"VSRAD",
    	"VSOI",
    	"VSLDOI",
    	"VCLZ",
    	"VCLZB",
    	"VCLZH",
    	"VCLZW",
    	"VCLZD",
    	"VPOPCNT",
    	"VPOPCNTB",
    	"VPOPCNTH",
    	"VPOPCNTW",
    	"VPOPCNTD",
    	"VCMPEQ",
    	"VCMPEQUB",
    	"VCMPEQUBCC",
    	"VCMPEQUH",
    	"VCMPEQUHCC",
    	"VCMPEQUW",
    	"VCMPEQUWCC",
    	"VCMPEQUD",
    	"VCMPEQUDCC",
    	"VCMPGT",
    	"VCMPGTUB",
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Apr 01 18:50:29 UTC 2024
    - 6.7K bytes
    - Viewed (0)
  3. src/cmd/internal/obj/x86/anames.go

    	"VPMOVZXWD",
    	"VPMOVZXWQ",
    	"VPMULDQ",
    	"VPMULHRSW",
    	"VPMULHUW",
    	"VPMULHW",
    	"VPMULLD",
    	"VPMULLQ",
    	"VPMULLW",
    	"VPMULTISHIFTQB",
    	"VPMULUDQ",
    	"VPOPCNTB",
    	"VPOPCNTD",
    	"VPOPCNTQ",
    	"VPOPCNTW",
    	"VPOR",
    	"VPORD",
    	"VPORQ",
    	"VPROLD",
    	"VPROLQ",
    	"VPROLVD",
    	"VPROLVQ",
    	"VPRORD",
    	"VPRORQ",
    	"VPRORVD",
    	"VPRORVQ",
    	"VPSADBW",
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Apr 11 18:32:50 UTC 2023
    - 19.1K bytes
    - Viewed (0)
  4. src/cmd/asm/internal/asm/testdata/ppc64.s

    	VCLZH V1, V2                    // 10400f42
    	VCLZW V1, V2                    // 10400f82
    	VCLZD V1, V2                    // 10400fc2
    	VPOPCNTB V1, V2                 // 10400f03
    	VPOPCNTH V1, V2                 // 10400f43
    	VPOPCNTW V1, V2                 // 10400f83
    	VPOPCNTD V1, V2                 // 10400fc3
    	VCMPEQUB V1, V2, V3             // 10611006
    	VCMPEQUBCC V1, V2, V3           // 10611406
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri May 17 21:53:50 UTC 2024
    - 50.2K bytes
    - Viewed (0)
  5. test/codegen/mathbits.go

    	// amd64:"POPCNTL"
    	// arm64:"VCNT","VUADDLV"
    	// s390x:"POPCNT"
    	// ppc64x:"POPCNTW"
    	// wasm:"I64Popcnt"
    	return bits.OnesCount32(n)
    }
    
    func OnesCount16(n uint16) int {
    	// amd64/v2:-".*x86HasPOPCNT" amd64/v3:-".*x86HasPOPCNT"
    	// amd64:"POPCNTL"
    	// arm64:"VCNT","VUADDLV"
    	// s390x:"POPCNT"
    	// ppc64x:"POPCNTW"
    	// wasm:"I64Popcnt"
    	return bits.OnesCount16(n)
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu May 23 18:51:17 UTC 2024
    - 19.6K bytes
    - Viewed (0)
  6. src/cmd/asm/internal/asm/testdata/avx512enc/avx512_vpopcntdq.s

    	VPOPCNTD X16, K2, X26                              // 62227d0a55d0
    	VPOPCNTD X23, K2, X26                              // 62227d0a55d7
    	VPOPCNTD (R14), K2, X26                            // 62427d0a5516
    	VPOPCNTD -7(DI)(R8*8), K2, X26                     // 62227d0a5594c7f9ffffff
    	VPOPCNTD X12, K2, X23                              // 62c27d0a55fc
    	VPOPCNTD X16, K2, X23                              // 62a27d0a55f8
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue May 22 14:57:15 UTC 2018
    - 5.5K bytes
    - Viewed (0)
  7. src/cmd/vendor/golang.org/x/arch/ppc64/ppc64asm/tables.go

    	VPKUDUS:        "vpkudus",
    	VPMSUMB:        "vpmsumb",
    	VPMSUMD:        "vpmsumd",
    	VPMSUMH:        "vpmsumh",
    	VPMSUMW:        "vpmsumw",
    	VPOPCNTB:       "vpopcntb",
    	VPOPCNTD:       "vpopcntd",
    	VPOPCNTH:       "vpopcnth",
    	VPOPCNTW:       "vpopcntw",
    	VRLD:           "vrld",
    	VSBOX:          "vsbox",
    	VSHASIGMAD:     "vshasigmad",
    	VSHASIGMAW:     "vshasigmaw",
    	VSLD:           "vsld",
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Nov 22 17:16:14 UTC 2022
    - 334.7K bytes
    - Viewed (0)
  8. src/cmd/internal/obj/ppc64/asm9.go

    			opset(AVCLZB, r0)
    			opset(AVCLZH, r0)
    			opset(AVCLZW, r0)
    			opset(AVCLZD, r0)
    
    		case AVPOPCNT: /* vpopcntb, vpopcnth, vpopcntw, vpopcntd */
    			opset(AVPOPCNTB, r0)
    			opset(AVPOPCNTH, r0)
    			opset(AVPOPCNTW, r0)
    			opset(AVPOPCNTD, r0)
    
    		case AVCMPEQ: /* vcmpequb[.], vcmpequh[.], vcmpequw[.], vcmpequd[.] */
    			opset(AVCMPEQUB, r0)
    			opset(AVCMPEQUBCC, r0)
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed May 15 13:55:28 UTC 2024
    - 156.1K bytes
    - Viewed (0)
  9. src/internal/bytealg/count_amd64.s

    	PCALIGN $32
    avx2_loop:
    	VMOVDQU (DI), Y2
    	VMOVDQU 32(DI), Y4
    	VPCMPEQB Y1, Y2, Y3
    	VPCMPEQB Y1, Y4, Y5
    	VPMOVMSKB Y3, DX
    	VPMOVMSKB Y5, CX
    	POPCNTL DX, DX
    	POPCNTL CX, CX
    	ADDQ DX, R12
    	ADDQ CX, R12
    	ADDQ $64, DI
    	CMPQ DI, R11
    	JLE avx2_loop
    
    	// If last block is already processed,
    	// skip to the end.
    	//
    	// This check is NOT an optimization; if the input length is a
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Oct 06 20:54:43 UTC 2023
    - 4.7K bytes
    - Viewed (0)
  10. src/internal/bytealg/count_ppc64x.s

    	BLT	tail_8
    	MOVD	(R3), R12
    	MOVD	8(R3), R14
    	CMPB	R12, R5, R12
    	CMPB	R14, R5, R14
    	POPCNTD	R12, R12
    	POPCNTD	R14, R14
    	ADD	R12, R18, R18
    	ADD	R14, R18, R18
    	ADD	$16, R3, R3
    	ADD	$-16, R4, R4
    
    tail_8:	// Count the remaining 0 - 15 bytes.
    	CMP	R4, $8
    	BLT	tail_4
    	MOVD	(R3), R12
    	CMPB	R12, R5, R12
    	POPCNTD	R12, R12
    	ADD	R12, R18, R18
    	ADD	$8, R3, R3
    	ADD	$-8, R4, R4
    
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Aug 14 20:30:44 UTC 2023
    - 3.6K bytes
    - Viewed (0)
Back to top