Search Options

Results per page
Sort
Preferred Languages
Advance

Results 1 - 10 of 55 for sgdu (0.24 sec)

  1. fess-crawler-lasta/src/main/resources/crawler/extractor.xml

    				"application/vnd.oma.bcast.notification+xml",
    				"application/vnd.oma.bcast.provisioningtrigger",
    				"application/vnd.oma.bcast.sgboot",
    				"application/vnd.oma.bcast.sgdd+xml",
    				"application/vnd.oma.bcast.sgdu",
    				"application/vnd.oma.bcast.simple-symbol-container",
    				"application/vnd.oma.bcast.smartcard-trigger+xml",
    				"application/vnd.oma.bcast.sprov+xml",
    				"application/vnd.oma.bcast.stkm",
    Registered: Wed Jun 12 15:17:51 UTC 2024
    - Last Modified: Sat Aug 01 21:40:30 UTC 2020
    - 49K bytes
    - Viewed (0)
  2. src/cmd/compile/internal/ssa/_gen/LOONG64.rules

    (Round(32|64)F ...) => (Copy ...)
    
    // comparisons
    (Eq8 x y)  => (SGTU (MOVVconst [1]) (XOR (ZeroExt8to64 x) (ZeroExt8to64 y)))
    (Eq16 x y) => (SGTU (MOVVconst [1]) (XOR (ZeroExt16to64 x) (ZeroExt16to64 y)))
    (Eq32 x y) => (SGTU (MOVVconst [1]) (XOR (ZeroExt32to64 x) (ZeroExt32to64 y)))
    (Eq64 x y) => (SGTU (MOVVconst [1]) (XOR x y))
    (EqPtr x y) => (SGTU (MOVVconst [1]) (XOR x y))
    (Eq(32|64)F x y) => (FPFlagTrue (CMPEQ(F|D) x y))
    
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Nov 21 19:26:25 UTC 2023
    - 31.8K bytes
    - Viewed (0)
  3. src/internal/bytealg/compare_mipsx.s

    	MOVBU	(R3), R6
    	ADDU	$1, R3
    	MOVBU	(R4), R7
    	ADDU	$1, R4
    	BEQ	R6, R7 , loop
    	// bytes differed
    	SGTU	R6, R7, R8
    	MOVW	$-1, R6
    	CMOVZ	R8, R6, R8
    	JMP	cmp_ret
    samebytes:
    	SGTU	R1, R2, R6
    	SGTU	R2, R1, R7
    	SUBU	R7, R6, R8
    cmp_ret:
    	MOVW	R8, ret+16(FP)
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Sat Nov 06 10:24:44 UTC 2021
    - 1.4K bytes
    - Viewed (0)
  4. src/cmd/compile/internal/ssa/_gen/MIPS64.rules

    (Round(32|64)F ...) => (Copy ...)
    
    // comparisons
    (Eq8 x y)  => (SGTU (MOVVconst [1]) (XOR (ZeroExt8to64 x) (ZeroExt8to64 y)))
    (Eq16 x y) => (SGTU (MOVVconst [1]) (XOR (ZeroExt16to64 x) (ZeroExt16to64 y)))
    (Eq32 x y) => (SGTU (MOVVconst [1]) (XOR (ZeroExt32to64 x) (ZeroExt32to64 y)))
    (Eq64 x y) => (SGTU (MOVVconst [1]) (XOR x y))
    (EqPtr x y) => (SGTU (MOVVconst [1]) (XOR x y))
    (Eq(32|64)F x y) => (FPFlagTrue (CMPEQ(F|D) x y))
    
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Jul 31 03:59:48 UTC 2023
    - 41.9K bytes
    - Viewed (0)
  5. src/runtime/memclr_mips64x.s

    	ADDV	R1, R2, R4
    
    	// if less than 16 bytes or no MSA, do words check
    	SGTU	$16, R2, R3
    	BNE	R3, no_msa
    	MOVBU	internal∕cpu·MIPS64X+const_offsetMIPS64XHasMSA(SB), R3
    	BEQ	R3, R0, no_msa
    
    	VMOVB	$0, W0
    
    	SGTU	$128, R2, R3
    	BEQ	R3, msa_large
    
    	AND	$15, R2, R5
    	XOR	R2, R5, R6
    	ADDVU	R1, R6
    
    msa_small:
    	VMOVB	W0, (R1)
    	ADDVU	$16, R1
    	SGTU	R6, R1, R3
    	BNE	R3, R0, msa_small
    	BEQ	R5, R0, done
    	VMOVB	W0, -16(R4)
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Sat Nov 06 10:24:44 UTC 2021
    - 1.7K bytes
    - Viewed (0)
  6. test/codegen/mathbits.go

    	// amd64:"NEGL","ADCQ","SBBQ","NEGQ"
    	// loong64: "ADDV", "SGTU"
    	// ppc64x: "ADDC", "ADDE", "ADDZE"
    	// s390x:"ADDE","ADDC\t[$]-1,"
    	// mips64:"ADDV","SGTU"
    	// riscv64: "ADD","SLTU"
    	return bits.Add(x, 7, ci)
    }
    
    func AddZ(x, y uint) (r, co uint) {
    	// arm64:"ADDS","ADC",-"ADCS",-"ADD\t",-"CMP"
    	// amd64:"ADDQ","SBBQ","NEGQ",-"NEGL",-"ADCQ"
    	// loong64: "ADDV", "SGTU"
    	// ppc64x: "ADDC", -"ADDE", "ADDZE"
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu May 23 18:51:17 UTC 2024
    - 19.6K bytes
    - Viewed (0)
  7. tensorflow/compiler/jit/tests/keras_imagenet_main_graph_mode.pbtxt

      }
      attr {
        key: "shape"
        value {
          shape {
          }
        }
      }
      attr {
        key: "shared_name"
        value {
          s: "training/SGD/iter"
        }
      }
    }
    node {
      name: "training/SGD/bn2a_branch1/beta/momentum"
      op: "VarHandleOp"
      device: "/job:localhost/replica:0/task:0/device:GPU:0"
      attr {
        key: "container"
        value {
          s: ""
        }
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Thu May 30 02:52:54 UTC 2019
    - 1.1M bytes
    - Viewed (0)
  8. src/runtime/memmove_loong64.s

    TEXT runtime·memmove<ABIInternal>(SB), NOSPLIT|NOFRAME, $0-24
    	BNE	R6, check
    	RET
    
    check:
    	SGTU	R4, R5, R7
    	BNE	R7, backward
    
    	ADDV	R4, R6, R9 // end pointer
    
    	// if the two pointers are not of same alignments, do byte copying
    	SUBVU	R5, R4, R7
    	AND	$7, R7
    	BNE	R7, out
    
    	// if less than 8 bytes, do byte copying
    	SGTU	$8, R6, R7
    	BNE	R7, out
    
    	// do one byte at a time until 8-aligned
    	AND	$7, R4, R8
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon May 13 15:04:25 UTC 2024
    - 1.8K bytes
    - Viewed (0)
  9. src/runtime/memmove_mips64x.s

    	MOVV	from+8(FP), R2
    	MOVV	n+16(FP), R3
    	BNE	R3, check
    	RET
    
    check:
    	SGTU	R1, R2, R4
    	BNE	R4, backward
    
    	ADDV	R1, R3, R6 // end pointer
    
    	// if the two pointers are not of same alignments, do byte copying
    	SUBVU	R2, R1, R4
    	AND	$7, R4
    	BNE	R4, out
    
    	// if less than 8 bytes, do byte copying
    	SGTU	$8, R3, R4
    	BNE	R4, out
    
    	// do one byte at a time until 8-aligned
    	AND	$7, R1, R5
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Sat Nov 06 10:24:44 UTC 2021
    - 1.8K bytes
    - Viewed (0)
  10. src/internal/bytealg/compare_mips64x.s

    byte_loop:
    	BEQ	R3, R8, samebytes
    	MOVBU	(R3), R6
    	ADDVU	$1, R3
    	MOVBU	(R4), R7
    	ADDVU	$1, R4
    	BEQ	R6, R7, byte_loop
    
    byte_cmp:
    	SGTU	R6, R7, R8 // R8 = 1 if (R6 > R7)
    	BNE	R0, R8, ret
    	MOVV	$-1, R8
    	JMP	ret
    
    samebytes:
    	SGTU	R1, R2, R6
    	SGTU	R2, R1, R7
    	SUBV	R7, R6, R8
    
    ret:
    	MOVV	R8, (R9)
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Sat Nov 06 10:24:44 UTC 2021
    - 1.7K bytes
    - Viewed (0)
Back to top