Search Options

Results per page
Sort
Preferred Languages
Advance

Results 1 - 10 of 1,447 for read64 (0.27 sec)

  1. src/runtime/pprof/vminfo_darwin.go

    			// this likely doesn't matter as the text segment's file
    			// offset is usually 0.
    			addMapping(addr,
    				addr+memRegionSize,
    				read64(&info.Offset),
    				regionFilename(addr),
    				"")
    			added = true
    		}
    		addr += memRegionSize
    	}
    }
    
    func read64(p *[8]byte) uint64 {
    	// all supported darwin platforms are little endian
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Aug 04 23:35:39 UTC 2023
    - 2K bytes
    - Viewed (0)
  2. src/cmd/compile/internal/ssa/_gen/Wasm.rules

    (I64Load32U [off] (LoweredAddr {sym} [off2] (SB)) _) && symIsRO(sym) && isU32Bit(off+int64(off2)) => (I64Const [int64(read32(sym, off+int64(off2), config.ctxt.Arch.ByteOrder))])
    (I64Load16U [off] (LoweredAddr {sym} [off2] (SB)) _) && symIsRO(sym) && isU32Bit(off+int64(off2)) => (I64Const [int64(read16(sym, off+int64(off2), config.ctxt.Arch.ByteOrder))])
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Feb 17 03:56:57 UTC 2023
    - 16.9K bytes
    - Viewed (0)
  3. src/cmd/compile/internal/ssa/_gen/AMD64.rules

    (MOVBload [off] {sym} (SB) _) && symIsRO(sym) => (MOVLconst [int32(read8(sym, int64(off)))])
    (MOVWload [off] {sym} (SB) _) && symIsRO(sym) => (MOVLconst [int32(read16(sym, int64(off), config.ctxt.Arch.ByteOrder))])
    (MOVLload [off] {sym} (SB) _) && symIsRO(sym) => (MOVQconst [int64(read32(sym, int64(off), config.ctxt.Arch.ByteOrder))])
    (MOVQload [off] {sym} (SB) _) && symIsRO(sym) => (MOVQconst [int64(read64(sym, int64(off), config.ctxt.Arch.ByteOrder))])
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Mar 12 19:38:41 UTC 2024
    - 93.9K bytes
    - Viewed (0)
  4. src/cmd/compile/internal/ssa/rewrite.go

    	copy(buf, src)
    	return byteorder.Uint32(buf)
    }
    
    // read64 reads eight bytes from the read-only global sym at offset off.
    func read64(sym interface{}, off int64, byteorder binary.ByteOrder) uint64 {
    	lsym := sym.(*obj.LSym)
    	var src []byte
    	if 0 <= off && off < int64(len(lsym.P)) {
    		src = lsym.P[off:]
    	}
    	buf := make([]byte, 8)
    	copy(buf, src)
    	return byteorder.Uint64(buf)
    }
    
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Jun 07 19:02:52 UTC 2024
    - 64.2K bytes
    - Viewed (0)
  5. src/cmd/compile/internal/ssa/_gen/MIPS64.rules

    (MOVBload [off] {sym} (SB) _) && symIsRO(sym) => (MOVVconst [int64(read8(sym, int64(off)))])
    (MOVHload [off] {sym} (SB) _) && symIsRO(sym) => (MOVVconst [int64(read16(sym, int64(off), config.ctxt.Arch.ByteOrder))])
    (MOVWload [off] {sym} (SB) _) && symIsRO(sym) => (MOVVconst [int64(read32(sym, int64(off), config.ctxt.Arch.ByteOrder))])
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Jul 31 03:59:48 UTC 2023
    - 41.9K bytes
    - Viewed (0)
  6. tensorflow/compiler/jit/encapsulate_xla_computations_pass_test.cc

      add_attrs(b_identity.node());
      auto read_u = ops::ReadVariableOp(scope.WithOpName("ReadU"), arg4, DT_FLOAT);
      add_attrs(read_u.node());
      auto read_v = ops::ReadVariableOp(scope.WithOpName("ReadV"), arg5, DT_FLOAT);
      add_attrs(read_v.node());
      auto read_w = ops::ReadVariableOp(scope.WithOpName("ReadW"), arg6, DT_FLOAT);
      add_attrs(read_w.node());
    
      auto e = ops::Add(scope.WithOpName("E"), arg0, arg2);
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Mon Oct 16 18:03:15 UTC 2023
    - 14.7K bytes
    - Viewed (0)
  7. src/cmd/compile/internal/ssa/rewriteWasm.go

    		v.AddArg2(ptr, mem)
    		return true
    	}
    	// match: (I64Load [off] (LoweredAddr {sym} [off2] (SB)) _)
    	// cond: symIsRO(sym) && isU32Bit(off+int64(off2))
    	// result: (I64Const [int64(read64(sym, off+int64(off2), config.ctxt.Arch.ByteOrder))])
    	for {
    		off := auxIntToInt64(v.AuxInt)
    		if v_0.Op != OpWasmLoweredAddr {
    			break
    		}
    		off2 := auxIntToInt32(v_0.AuxInt)
    		sym := auxToSym(v_0.Aux)
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Feb 17 03:56:57 UTC 2023
    - 108.6K bytes
    - Viewed (0)
  8. src/cmd/compile/internal/ssa/_gen/generic.rules

    (StaticLECall {callAux} (Addr {scon} (SB)) sptr (Const64 [8]) mem)
      && isSameCall(callAux, "runtime.memequal")
      && symIsRO(scon)
      && canLoadUnaligned(config) && config.PtrSize == 8
      => (MakeResult (Eq64 (Load <typ.Int64> sptr mem) (Const64 <typ.Int64> [int64(read64(scon,0,config.ctxt.Arch.ByteOrder))])) mem)
    
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu May 16 22:21:05 UTC 2024
    - 135.3K bytes
    - Viewed (0)
  9. tensorflow/compiler/mlir/tensorflow/tests/tpu-merge-variables-with-execute.mlir

      // CHECK-NEXT: "tf.TPUExecuteAndUpdateVariables"(%[[READ_0]], %[[ARG_1]], %[[ARG_4]], %[[READ_5]], %[[COMPILE]]#1)
      // CHECK-SAME: device_var_reads_indices = [1, 2],
      // CHECK-SAME: device_var_updates_indices = [1, -1]
      %execute:3 = "tf_device.launch"() ({
        %0:3 = "tf.TPUExecute"(%read0, %read1, %read2, %read5, %compile#1) {
          Targs = [tensor<32xf32>, tensor<64xf32>, tensor<8xf32>, tensor<2xf32>],
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Tue Oct 31 08:59:10 UTC 2023
    - 24.5K bytes
    - Viewed (0)
  10. src/testing/iotest/reader.go

    func HalfReader(r io.Reader) io.Reader { return &halfReader{r} }
    
    type halfReader struct {
    	r io.Reader
    }
    
    func (r *halfReader) Read(p []byte) (int, error) {
    	return r.r.Read(p[0 : (len(p)+1)/2])
    }
    
    // DataErrReader changes the way errors are handled by a Reader. Normally, a
    // Reader returns an error (typically EOF) from the first Read call after the
    // last piece of data is read. DataErrReader wraps a Reader and changes its
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed Nov 08 17:55:47 UTC 2023
    - 8K bytes
    - Viewed (0)
Back to top