- Sort Score
- Result 10 results
- Languages All
Results 1 - 10 of 12 for mmx7 (0.04 sec)
-
src/cmd/vendor/golang.org/x/arch/x86/x86asm/intel.go
var intelReg = [...]string{ F0: "st0", F1: "st1", F2: "st2", F3: "st3", F4: "st4", F5: "st5", F6: "st6", F7: "st7", M0: "mmx0", M1: "mmx1", M2: "mmx2", M3: "mmx3", M4: "mmx4", M5: "mmx5", M6: "mmx6", M7: "mmx7", X0: "xmm0", X1: "xmm1", X2: "xmm2", X3: "xmm3", X4: "xmm4", X5: "xmm5", X6: "xmm6", X7: "xmm7", X8: "xmm8",
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Wed Nov 29 22:23:32 UTC 2017 - 11.7K bytes - Viewed (0) -
src/cmd/internal/obj/x86/a.out.go
REG_X13: 30, REG_X14: 31, REG_X15: 32, // ST registers. %stN => FN. REG_F0: 33, REG_F1: 34, REG_F2: 35, REG_F3: 36, REG_F4: 37, REG_F5: 38, REG_F6: 39, REG_F7: 40, // MMX registers. %mmN => MN. REG_M0: 41, REG_M1: 42, REG_M2: 43, REG_M3: 44, REG_M4: 45, REG_M5: 46, REG_M6: 47, REG_M7: 48, // 48 is flags, which doesn't have a name. REG_ES: 50,
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Wed Mar 31 20:28:39 UTC 2021 - 6.8K bytes - Viewed (0) -
src/internal/runtime/atomic/atomic_386.s
TEXT ·Store64(SB), NOSPLIT, $0-12 NO_LOCAL_POINTERS MOVL ptr+0(FP), AX TESTL $7, AX JZ 2(PC) CALL ·panicUnaligned(SB) // MOVQ and EMMS were introduced on the Pentium MMX. MOVQ val+4(FP), M0 MOVQ M0, (AX) EMMS // This is essentially a no-op, but it provides required memory fencing. // It can be replaced with MFENCE, but MFENCE was introduced only on the Pentium4 (SSE2).
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Mon Mar 25 19:53:03 UTC 2024 - 6.5K bytes - Viewed (0) -
src/cmd/vendor/golang.org/x/arch/x86/x86asm/inst.go
R14 R15 // Instruction pointer. IP // 16-bit EIP // 32-bit RIP // 64-bit // 387 floating point registers. F0 F1 F2 F3 F4 F5 F6 F7 // MMX registers. M0 M1 M2 M3 M4 M5 M6 M7 // XMM registers. X0 X1 X2 X3 X4 X5 X6 X7 X8 X9 X10 X11 X12 X13
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Thu Oct 19 23:33:33 UTC 2023 - 10.6K bytes - Viewed (0) -
src/runtime/asm_386.s
notintel: // Load EAX=1 cpuid flags MOVL $1, AX CPUID MOVL CX, DI // Move to global variable clobbers CX when generating PIC MOVL AX, runtime·processorVersionInfo(SB) // Check for MMX support TESTL $(1<<23), DX // MMX JZ bad_proc nocpuinfo: // if there is an _cgo_init, call it to let it // initialize and to set up GS. if not, // we set up GS ourselves. MOVL _cgo_init(SB), AX TESTL AX, AX
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Fri Mar 15 15:45:13 UTC 2024 - 43.1K bytes - Viewed (0) -
src/sync/atomic/doc.go
// // [the Go memory model]: https://go.dev/ref/mem package atomic import ( "unsafe" ) // BUG(rsc): On 386, the 64-bit functions use instructions unavailable before the Pentium MMX. // // On non-Linux ARM, the 64-bit functions use instructions unavailable before the ARMv6k core. // // On ARM, 386, and 32-bit MIPS, it is the caller's responsibility to arrange
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Fri Jun 07 21:14:51 UTC 2024 - 11.7K bytes - Viewed (0) -
src/vendor/golang.org/x/sys/cpu/cpu.go
HasFPA bool // Floating point arithmetic support HasVFP bool // Vector floating point support HasEDSP bool // DSP Extensions support HasJAVA bool // Java instruction set HasIWMMXT bool // Intel Wireless MMX technology support HasCRUNCH bool // MaverickCrunch context switching and handling HasTHUMBEE bool // Thumb EE instruction set HasNEON bool // NEON instruction set
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Wed May 08 16:12:58 UTC 2024 - 12.1K bytes - Viewed (0) -
src/cmd/internal/obj/x86/asm6.go
Zibo_m_xm Zil_ Zil_rp Ziq_rp Zilo_m Zjmp Zjmpcon Zloop Zo_iw Zm_o Zm_r Z_m_r Zm2_r Zm_r_xm Zm_r_i_xm Zm_r_xm_nr Zr_m_xm_nr Zibm_r // mmx1,mmx2/mem64,imm8 Zibr_m Zmb_r Zaut_r Zo_m Zo_m64 Zpseudo Zr_m Zr_m_xm Zrp_ Z_ib Z_il Zm_ibo Zm_ilo Zib_rr Zil_rr Zbyte Zvex_rm_v_r
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Wed May 15 15:44:14 UTC 2024 - 146.9K bytes - Viewed (0) -
src/cmd/vendor/golang.org/x/arch/x86/x86asm/gnu.go
F4: "%st(4)", F5: "%st(5)", F6: "%st(6)", F7: "%st(7)", M0: "%mm0", M1: "%mm1", M2: "%mm2", M3: "%mm3", M4: "%mm4", M5: "%mm5", M6: "%mm6", M7: "%mm7", X0: "%xmm0", X1: "%xmm1", X2: "%xmm2", X3: "%xmm3", X4: "%xmm4", X5: "%xmm5", X6: "%xmm6", X7: "%xmm7", X8: "%xmm8", X9: "%xmm9", X10: "%xmm10",
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Thu Oct 19 23:33:33 UTC 2023 - 21.4K bytes - Viewed (0) -
src/cmd/vendor/golang.org/x/arch/x86/x86asm/decode.go
inst.PCRelOff = dispoff } } else { base := baseReg[x] index := Reg(rm) switch decodeOp(x) { case xArgMmM32, xArgMmM64, xArgMm2M64: // There are only 8 MMX registers, so these ignore the REX.X bit. index &= 7 case xArgRM8: if rex != 0 && index >= 4 { rexUsed |= PrefixREX index -= 4 base = SPB } case xArgYmm2M256:
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Fri Feb 10 18:59:52 UTC 2023 - 45.1K bytes - Viewed (0)