- Sort Score
- Result 10 results
- Languages All
Results 1 - 8 of 8 for imm_1 (0.1 sec)
-
src/cmd/vendor/golang.org/x/arch/arm64/arm64asm/tables.go
{0xffc00000, 0x2dc00000, LDP, instArgs{arg_St, arg_St2, arg_Xns_mem_wb_imm7_4_signed}, nil}, // LDP <Dt>, <Dt2>, [<Xn|SP>{, #<imm_1>}]! {0xffc00000, 0x6dc00000, LDP, instArgs{arg_Dt, arg_Dt2, arg_Xns_mem_wb_imm7_8_signed}, nil}, // LDP <Qt>, <Qt2>, [<Xn|SP>{, #<imm_3>}]! {0xffc00000, 0xadc00000, LDP, instArgs{arg_Qt, arg_Qt2, arg_Xns_mem_wb_imm7_16_signed}, nil}, // LDP <St>, <St2>, [<Xn|SP>{, #<imm_4>}]
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Wed Aug 16 17:57:48 UTC 2017 - 211.8K bytes - Viewed (0) -
src/cmd/vendor/golang.org/x/arch/arm64/arm64asm/inst.go
case 6: if invert { return "LE" } else { return "GT" } case 7: return "AL" } return "" } // An Imm_c is an integer constant for SYS/SYSL/TLBI instruction. type Imm_c uint8 func (Imm_c) isArg() {} func (i Imm_c) String() string { return fmt.Sprintf("C%d", uint8(i)) } // An Imm_option is an integer constant for DMB/DSB/ISB instruction. type Imm_option uint8
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Thu Oct 19 23:33:33 UTC 2023 - 21.5K bytes - Viewed (0) -
src/cmd/vendor/golang.org/x/arch/arm64/arm64asm/plan9x.go
op = fmt.Sprintf("%sD", op) break } } } case SYSL: op1 := int(inst.Args[1].(Imm).Imm) cn := int(inst.Args[2].(Imm_c)) cm := int(inst.Args[3].(Imm_c)) op2 := int(inst.Args[4].(Imm).Imm) sysregno := int32(op1<<16 | cn<<12 | cm<<8 | op2<<5) args[1] = fmt.Sprintf("$%d", sysregno) return op + " " + args[1] + ", " + args[0]
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Mon May 16 22:24:28 UTC 2022 - 17K bytes - Viewed (0) -
tensorflow/cc/experimental/libtf/object.h
return absl::InvalidArgumentError( "Attempting to get value of non eager tensor."); } auto imm_t = static_cast<tensorflow::ImmediateExecutionTensorHandle*>(abstract_t); tensorflow::Status status; t.reset(imm_t->Resolve(&status)); if (!status.ok()) { return status; } } if (data.size() != t->NumElements()) {
Registered: Sun Jun 16 05:45:23 UTC 2024 - Last Modified: Thu May 11 08:05:36 UTC 2023 - 23.6K bytes - Viewed (0) -
tensorflow/compiler/mlir/lite/tests/tfl_while_outline.mlir
%5 = "tfl.batch_matmul"(%4, %cst_1) {adj_x = false, adj_y = false} : (tensor<1x256xf32>, tensor<256x256x!quant.uniform<i8:f32, 1.000000e+00>>) -> tensor<1x256xf32> // CHECK-NEXT: %[[BMM_1:.*]] = "tfl.batch_matmul"(%[[BMM_0]], %[[QCONST]]) "tfl.yield"(%arg1, %5) : (tensor<i32>, tensor<1x256xf32>) -> () }) {is_stateless = false} : (tensor<i32>, tensor<1x256xf32>) -> (tensor<i32>, tensor<1x256xf32>)
Registered: Sun Jun 16 05:45:23 UTC 2024 - Last Modified: Thu May 02 09:41:17 UTC 2024 - 13.5K bytes - Viewed (0) -
src/cmd/internal/obj/ppc64/asm9_gtables.go
o1 |= uint32(p.From.Offset&0x1) << 17 // IX o0 |= uint32((p.RestArgs[0].Addr.Offset>>16)&0xffff) << 0 // imm0 o1 |= uint32(p.RestArgs[0].Addr.Offset&0xffff) << 0 // imm1 out[1] = o1 out[0] = o0 } // xxspltiw XT,IMM32 func type_xxspltiw(c *ctxt9, p *obj.Prog, t *Optab, out *[5]uint32) { o0 := GenPfxOpcodes[p.As-AXXSPLTIW] o1 := GenOpcodes[p.As-AXXSETACCZ]
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Wed Nov 16 20:18:50 UTC 2022 - 42.6K bytes - Viewed (0) -
src/cmd/vendor/golang.org/x/arch/arm64/arm64asm/decode.go
cond := (x >> 12) & (1<<4 - 1) if (cond >> 1) == 7 { return nil } return Cond{uint8(cond), true} case arg_Cm: CRm := (x >> 8) & (1<<4 - 1) return Imm_c(CRm) case arg_Cn: CRn := (x >> 12) & (1<<4 - 1) return Imm_c(CRn) case arg_option_DMB_BO_system_CRm: CRm := (x >> 8) & (1<<4 - 1) return Imm_option(CRm) case arg_option_DSB_BO_system_CRm: CRm := (x >> 8) & (1<<4 - 1)
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Mon May 16 22:24:28 UTC 2022 - 76.9K bytes - Viewed (0) -
src/cmd/internal/obj/riscv/obj.go
if p.Spadj == 0 && ins.as == AADDI && ins.imm >= -(1<<12) && ins.imm < 1<<12-1 { imm0 := ins.imm / 2 imm1 := ins.imm - imm0 // ADDI $(imm/2), REG, TO // ADDI $(imm-imm/2), TO, TO ins.imm = imm0 insADDI := &instruction{as: AADDI, rd: ins.rd, rs1: ins.rd, imm: imm1} return []*instruction{ins, insADDI} } // LUI $high, TMP // ADDIW $low, TMP, TMP // <op> TMP, REG, TO
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Sun Apr 07 03:32:27 UTC 2024 - 77K bytes - Viewed (0)