Search Options

Results per page
Sort
Preferred Languages
Advance

Results 1 - 4 of 4 for ditu (0.12 sec)

  1. src/cmd/asm/internal/asm/testdata/loong64enc1.s

    	REM	R4, R5	  		// a5902000
    	REM	R4, R5, R6	  	// a6902000
    	REMU	R4, R5	   		// a5902100
    	REMU	R4, R5, R6	   	// a6902100
    	DIV	R4, R5	  		// a5102000
    	DIV	R4, R5, R6	  	// a6102000
    	DIVU	R4, R5	   		// a5102100
    	DIVU	R4, R5, R6	   	// a6102100
    	SRLV	R4, R5 			// a5101900
    	SRLV	R4, R5, R6 		// a6101900
    	SRLV	$4, R4, R5		// 85104500
    	SRLV	$4, R4			// 84104500
    	SRLV	$32, R4, R5 		// 85804500
    Others
    - Registered: Tue Apr 30 11:13:12 GMT 2024
    - Last Modified: Fri Mar 31 02:56:19 GMT 2023
    - 6.4K bytes
    - Viewed (0)
  2. src/cmd/asm/internal/asm/testdata/riscv64.s

    	MUL	X5, X6, X7				// b3035302
    	MULH	X5, X6, X7				// b3135302
    	MULHU	X5, X6, X7				// b3335302
    	MULHSU	X5, X6, X7				// b3235302
    	MULW	X5, X6, X7				// bb035302
    	DIV	X5, X6, X7				// b3435302
    	DIVU	X5, X6, X7				// b3535302
    	REM	X5, X6, X7				// b3635302
    	REMU	X5, X6, X7				// b3735302
    	DIVW	X5, X6, X7				// bb435302
    	DIVUW	X5, X6, X7				// bb535302
    	REMW	X5, X6, X7				// bb635302
    Others
    - Registered: Tue Apr 30 11:13:12 GMT 2024
    - Last Modified: Fri Mar 22 04:42:21 GMT 2024
    - 16.7K bytes
    - Viewed (0)
  3. src/cmd/asm/internal/asm/testdata/arm64.s

    	MRS	DCZID_EL0, R21                     // f5003bd5
    	MRS	DISR_EL1, R8                       // 28c138d5
    	MSR	R5, DISR_EL1                       // 25c118d5
    	MRS	DIT, R29                           // bd423bd5
    	MSR	R22, DIT                           // b6421bd5
    	MRS	DLR_EL0, R25                       // 39453bd5
    	MSR	R9, DLR_EL0                        // 29451bd5
    	MRS	DSPSR_EL0, R3                      // 03453bd5
    Others
    - Registered: Tue Apr 30 11:13:12 GMT 2024
    - Last Modified: Fri Dec 08 03:28:17 GMT 2023
    - 94.9K bytes
    - Viewed (0)
  4. src/cmd/asm/internal/asm/testdata/mips64.s

    	MULU	R21, R13	// 01b50019
    	MULV	R19, R8		// 0113001c
    	MULVU	R21, R13	// 01b5001d
    
    //	LDIV rreg ',' rreg
    //	{
    //		outcode(int($1), &$2, 0, &$4);
    //	}
    	DIV	R18, R22	// 02d2001a
    	DIVU	R14, R9		// 012e001b
    	DIVV	R8, R13		// 01a8001e
    	DIVVU	R16, R19	// 0270001f
    
    //	LREM rreg ',' rreg
    //	{
    //		outcode(int($1), &$2, 0, &$4);
    //	}
    	REM	R18, R22	// 02d2001a
    	REMU	R14, R9		// 012e001b
    Others
    - Registered: Tue Apr 30 11:13:12 GMT 2024
    - Last Modified: Tue Aug 08 12:17:12 GMT 2023
    - 12.4K bytes
    - Viewed (0)
Back to top