Search Options

Display Count
Sort
Preferred Language
Advanced Search

Results 1 - 10 of 18 for Rem (0.01 seconds)

The search processing time has exceeded the limit. The displayed results may be partial.

  1. apache-maven/src/assembly/maven/bin/mvnup.cmd

    @REM Licensed to the Apache Software Foundation (ASF) under one
    @REM or more contributor license agreements.  See the NOTICE file
    @REM distributed with this work for additional information
    @REM regarding copyright ownership.  The ASF licenses this file
    @REM to you under the Apache License, Version 2.0 (the
    @REM "License"); you may not use this file except in compliance
    @REM with the License.  You may obtain a copy of the License at
    @REM
    Created: Sun Dec 28 03:35:09 GMT 2025
    - Last Modified: Sat Jun 07 06:22:47 GMT 2025
    - 1.6K bytes
    - Click Count (0)
  2. apache-maven/src/assembly/maven/bin/mvnsh.cmd

    @REM Licensed to the Apache Software Foundation (ASF) under one
    @REM or more contributor license agreements.  See the NOTICE file
    @REM distributed with this work for additional information
    @REM regarding copyright ownership.  The ASF licenses this file
    @REM to you under the Apache License, Version 2.0 (the
    @REM "License"); you may not use this file except in compliance
    @REM with the License.  You may obtain a copy of the License at
    @REM
    Created: Sun Dec 28 03:35:09 GMT 2025
    - Last Modified: Tue Dec 17 09:50:45 GMT 2024
    - 1.7K bytes
    - Click Count (0)
  3. integration-tests/gradle/gradlew.bat

    @rem
    @rem Copyright 2015 the original author or authors.
    @rem
    @rem Licensed under the Apache License, Version 2.0 (the "License");
    @rem you may not use this file except in compliance with the License.
    @rem You may obtain a copy of the License at
    @rem
    @rem      https://www.apache.org/licenses/LICENSE-2.0
    @rem
    @rem Unless required by applicable law or agreed to in writing, software
    @rem distributed under the License is distributed on an "AS IS" BASIS,
    Created: Fri Dec 26 12:43:10 GMT 2025
    - Last Modified: Mon Jul 21 19:14:29 GMT 2025
    - 2.8K bytes
    - Click Count (0)
  4. mvnw.cmd

    @REM
    @REM    http://www.apache.org/licenses/LICENSE-2.0
    @REM
    @REM Unless required by applicable law or agreed to in writing,
    @REM software distributed under the License is distributed on an
    @REM "AS IS" BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY
    @REM KIND, either express or implied.  See the License for the
    @REM specific language governing permissions and limitations
    @REM under the License.
    Created: Fri Dec 26 12:43:10 GMT 2025
    - Last Modified: Mon Oct 14 22:24:15 GMT 2024
    - 7.5K bytes
    - Click Count (0)
  5. .teamcity/mvnw.cmd

    @REM
    @REM    http://www.apache.org/licenses/LICENSE-2.0
    @REM
    @REM Unless required by applicable law or agreed to in writing,
    @REM software distributed under the License is distributed on an
    @REM "AS IS" BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY
    @REM KIND, either express or implied.  See the License for the
    @REM specific language governing permissions and limitations
    @REM under the License.
    Created: Wed Dec 31 11:36:14 GMT 2025
    - Last Modified: Wed Feb 26 01:48:39 GMT 2020
    - 6.5K bytes
    - Click Count (0)
  6. android/guava/src/com/google/common/primitives/UnsignedLongs.java

         * that floor(floor(x)/i) == floor(x/i) for any real x and integer i != 0. The proof is not
         * quite trivial.
         */
        long quotient = ((dividend >>> 1) / divisor) << 1;
        long rem = dividend - quotient * divisor;
        return rem - (compare(rem, divisor) >= 0 ? divisor : 0);
      }
    
      /**
       * Returns the unsigned {@code long} value represented by the given decimal string.
       *
    Created: Fri Dec 26 12:43:10 GMT 2025
    - Last Modified: Mon Aug 11 19:31:30 GMT 2025
    - 17.8K bytes
    - Click Count (0)
  7. src/cmd/asm/internal/arch/mips.go

    		mips.ACMPGTF, mips.ACMPGTD:
    		return true
    	}
    	return false
    }
    
    // IsMIPSMUL reports whether the op (as defined by an mips.A* constant) is
    // one of the MUL/DIV/REM/MADD/MSUB instructions that require special handling.
    func IsMIPSMUL(op obj.As) bool {
    	switch op {
    	case mips.AMUL, mips.AMULU, mips.AMULV, mips.AMULVU,
    		mips.ADIV, mips.ADIVU, mips.ADIVV, mips.ADIVVU,
    Created: Tue Dec 30 11:13:12 GMT 2025
    - Last Modified: Wed Mar 04 19:06:44 GMT 2020
    - 1.7K bytes
    - Click Count (0)
  8. src/archive/tar/strconv.go

    	rec, nl, rem := rest[:n-1], rest[n-1:n], rest[n:]
    	if nl != "\n" {
    		return "", "", s, ErrHeader
    	}
    
    	// The first equals separates the key from the value.
    	k, v, ok = strings.Cut(rec, "=")
    	if !ok {
    		return "", "", s, ErrHeader
    	}
    
    	if !validPAXRecord(k, v) {
    		return "", "", s, ErrHeader
    	}
    	return k, v, rem, nil
    }
    
    Created: Tue Dec 30 11:13:12 GMT 2025
    - Last Modified: Mon Sep 08 17:08:20 GMT 2025
    - 9.1K bytes
    - Click Count (0)
  9. guava/src/com/google/common/math/LongMath.java

      @SuppressWarnings("fallthrough")
      public static long divide(long p, long q, RoundingMode mode) {
        checkNotNull(mode);
        long div = p / q; // throws if q == 0
        long rem = p - q * div; // equals p % q
    
        if (rem == 0) {
          return div;
        }
    
        /*
         * Normal Java division rounds towards 0, consistently with RoundingMode.DOWN. We just have to
    Created: Fri Dec 26 12:43:10 GMT 2025
    - Last Modified: Mon Nov 03 21:01:09 GMT 2025
    - 46.8K bytes
    - Click Count (0)
  10. src/cmd/asm/internal/asm/testdata/mips64.s

    //	}
    	DIV	R18, R22	// 02d2001a
    	DIVU	R14, R9		// 012e001b
    	DIVV	R8, R13		// 01a8001e
    	DIVVU	R16, R19	// 0270001f
    
    //	LREM rreg ',' rreg
    //	{
    //		outcode(int($1), &$2, 0, &$4);
    //	}
    	REM	R18, R22	// 02d2001a
    	REMU	R14, R9		// 012e001b
    	REMV	R8, R13		// 01a8001e
    	REMVU	R16, R19	// 0270001f
    
    //	LSHW rreg ',' sreg ',' rreg
    //	{
    //		outcode(int($1), &$2, int($4), &$6);
    //	}
    Created: Tue Dec 30 11:13:12 GMT 2025
    - Last Modified: Tue Aug 08 12:17:12 GMT 2023
    - 12.4K bytes
    - Click Count (0)
Back to Top