Search Options

Results per page
Sort
Preferred Languages
Advance

Results 1 - 7 of 7 for MINSS (0.15 sec)

  1. test/codegen/floats.go

    	// ppc64/power10:"XSMAXJDP"
    	return max(a, b)
    }
    
    func Float32Min(a, b float32) float32 {
    	// amd64:"MINSS"
    	// arm64:"FMINS"
    	// riscv64:"FMINS"
    	// ppc64/power9:"XSMINJDP"
    	// ppc64/power10:"XSMINJDP"
    	return min(a, b)
    }
    
    func Float32Max(a, b float32) float32 {
    	// amd64:"MINSS"
    	// arm64:"FMAXS"
    	// riscv64:"FMAXS"
    	// ppc64/power9:"XSMAXJDP"
    	// ppc64/power10:"XSMAXJDP"
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu Apr 04 15:24:29 UTC 2024
    - 4.9K bytes
    - Viewed (0)
  2. src/cmd/internal/obj/x86/anames.go

    	"LSSW",
    	"LTR",
    	"LZCNTL",
    	"LZCNTQ",
    	"LZCNTW",
    	"MASKMOVOU",
    	"MASKMOVQ",
    	"MAXPD",
    	"MAXPS",
    	"MAXSD",
    	"MAXSS",
    	"MFENCE",
    	"MINPD",
    	"MINPS",
    	"MINSD",
    	"MINSS",
    	"MONITOR",
    	"MOVAPD",
    	"MOVAPS",
    	"MOVB",
    	"MOVBEL",
    	"MOVBEQ",
    	"MOVBEW",
    	"MOVBLSX",
    	"MOVBLZX",
    	"MOVBQSX",
    	"MOVBQZX",
    	"MOVBWSX",
    	"MOVBWZX",
    	"MOVDDUP",
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Apr 11 18:32:50 UTC 2023
    - 19.1K bytes
    - Viewed (0)
  3. src/cmd/asm/internal/asm/testdata/amd64enc.s

    	MINSD X11, X11                          // f2450f5ddb
    	MINSS (BX), X2                          // f30f5d13
    	MINSS (R11), X2                         // f3410f5d13
    	MINSS X2, X2                            // f30f5dd2
    	MINSS X11, X2                           // f3410f5dd3
    	MINSS (BX), X11                         // f3440f5d1b
    	MINSS (R11), X11                        // f3450f5d1b
    	MINSS X2, X11                           // f3440f5dda
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Oct 08 21:38:44 UTC 2021
    - 581.9K bytes
    - Viewed (0)
  4. src/cmd/compile/internal/ssa/_gen/AMD64Ops.go

    		// special cases the 2nd argument is preferred.
    		{name: "MINSD", argLength: 2, reg: fp21, resultInArg0: true, asm: "MINSD"}, // min(arg0,arg1)
    		{name: "MINSS", argLength: 2, reg: fp21, resultInArg0: true, asm: "MINSS"}, // min(arg0,arg1)
    
    		{name: "SBBQcarrymask", argLength: 1, reg: flagsgp, asm: "SBBQ"}, // (int64)(-1) if carry is set, 0 if carry is clear.
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Aug 04 16:40:24 UTC 2023
    - 98K bytes
    - Viewed (1)
  5. src/cmd/vendor/golang.org/x/arch/x86/x86asm/tables.go

    	MAXPS:           "MAXPS",
    	MAXSD:           "MAXSD",
    	MAXSS:           "MAXSS",
    	MFENCE:          "MFENCE",
    	MINPD:           "MINPD",
    	MINPS:           "MINPS",
    	MINSD:           "MINSD",
    	MINSS:           "MINSS",
    	MONITOR:         "MONITOR",
    	MOV:             "MOV",
    	MOVAPD:          "MOVAPD",
    	MOVAPS:          "MOVAPS",
    	MOVBE:           "MOVBE",
    	MOVD:            "MOVD",
    	MOVDDUP:         "MOVDDUP",
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon May 16 22:24:28 UTC 2022
    - 266.8K bytes
    - Viewed (0)
  6. src/cmd/compile/internal/ssa/rewriteAMD64.go

    		return true
    	}
    }
    func rewriteValueAMD64_OpMin32F(v *Value) bool {
    	v_1 := v.Args[1]
    	v_0 := v.Args[0]
    	b := v.Block
    	// match: (Min32F <t> x y)
    	// result: (POR (MINSS <t> (MINSS <t> x y) x) (MINSS <t> x y))
    	for {
    		t := v.Type
    		x := v_0
    		y := v_1
    		v.reset(OpAMD64POR)
    		v0 := b.NewValue0(v.Pos, OpAMD64MINSS, t)
    		v1 := b.NewValue0(v.Pos, OpAMD64MINSS, t)
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Mar 12 19:38:41 UTC 2024
    - 712.7K bytes
    - Viewed (0)
  7. src/cmd/compile/internal/ssa/opGen.go

    			},
    			outputs: []outputInfo{
    				{0, 2147418112}, // X0 X1 X2 X3 X4 X5 X6 X7 X8 X9 X10 X11 X12 X13 X14
    			},
    		},
    	},
    	{
    		name:         "MINSS",
    		argLen:       2,
    		resultInArg0: true,
    		asm:          x86.AMINSS,
    		reg: regInfo{
    			inputs: []inputInfo{
    				{0, 2147418112}, // X0 X1 X2 X3 X4 X5 X6 X7 X8 X9 X10 X11 X12 X13 X14
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu May 23 15:49:20 UTC 2024
    - 1M bytes
    - Viewed (0)
Back to top