Search Options

Results per page
Sort
Preferred Languages
Advance

Results 1 - 7 of 7 for LDAXRB (0.22 sec)

  1. src/cmd/internal/obj/arm64/doc.go

    Examples:
    
    	VMOV V13.B[1], R20      <=>      mov x20, v13.b[1]
    	VMOV V13.H[1], R20      <=>      mov w20, v13.h[1]
    	JMP (R3)                <=>      br x3
    	CALL (R17)              <=>      blr x17
    	LDAXRB (R19), R16       <=>      ldaxrb w16, [x19]
    	NOOP                    <=>      nop
    
    # Register mapping rules
    
    1. All basic register names are written as Rn.
    
    2. Go uses ZR as the zero register and RSP as the stack pointer.
    
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Aug 07 00:21:42 UTC 2023
    - 9.6K bytes
    - Viewed (0)
  2. src/internal/runtime/atomic/atomic_arm64.s

    #ifndef GOARM64_LSE
    	MOVBU	internal∕cpu·ARM64+const_offsetARM64HasATOMICS(SB), R4
    	CBZ 	R4, load_store_loop
    #endif
    	MVN 	R1, R2
    	LDCLRALB	R2, (R0), R3
    	RET
    #ifndef GOARM64_LSE
    load_store_loop:
    	LDAXRB	(R0), R2
    	AND	R1, R2
    	STLXRB	R2, (R0), R3
    	CBNZ	R3, load_store_loop
    	RET
    #endif
    
    TEXT ·Or8(SB), NOSPLIT, $0-9
    	MOVD	ptr+0(FP), R0
    	MOVB	val+8(FP), R1
    #ifndef GOARM64_LSE
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Mar 25 19:53:03 UTC 2024
    - 9K bytes
    - Viewed (0)
  3. src/cmd/internal/obj/arm64/anames.go

    	"LDADDB",
    	"LDADDD",
    	"LDADDH",
    	"LDADDLB",
    	"LDADDLD",
    	"LDADDLH",
    	"LDADDLW",
    	"LDADDW",
    	"LDAR",
    	"LDARB",
    	"LDARH",
    	"LDARW",
    	"LDAXP",
    	"LDAXPW",
    	"LDAXR",
    	"LDAXRB",
    	"LDAXRH",
    	"LDAXRW",
    	"LDCLRAB",
    	"LDCLRAD",
    	"LDCLRAH",
    	"LDCLRALB",
    	"LDCLRALD",
    	"LDCLRALH",
    	"LDCLRALW",
    	"LDCLRAW",
    	"LDCLRB",
    	"LDCLRD",
    	"LDCLRH",
    	"LDCLRLB",
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu May 18 01:40:37 UTC 2023
    - 5.4K bytes
    - Viewed (0)
  4. src/cmd/vendor/golang.org/x/arch/arm64/arm64asm/plan9x.go

    var noSuffixOpSet = strings.Fields(`
    AESD
    AESE
    AESIMC
    AESMC
    CRC32B
    CRC32CB
    CRC32CH
    CRC32CW
    CRC32CX
    CRC32H
    CRC32W
    CRC32X
    LDARB
    LDARH
    LDAXRB
    LDAXRH
    LDTRH
    LDXRB
    LDXRH
    SHA1C
    SHA1H
    SHA1M
    SHA1P
    SHA1SU0
    SHA1SU1
    SHA256H
    SHA256H2
    SHA256SU0
    SHA256SU1
    `)
    
    // floating point instructions without "F" prefix.
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon May 16 22:24:28 UTC 2022
    - 17K bytes
    - Viewed (0)
  5. src/cmd/vendor/golang.org/x/arch/arm64/arm64asm/tables.go

    	LD3:       "LD3",
    	LD3R:      "LD3R",
    	LD4:       "LD4",
    	LD4R:      "LD4R",
    	LDAR:      "LDAR",
    	LDARB:     "LDARB",
    	LDARH:     "LDARH",
    	LDAXP:     "LDAXP",
    	LDAXR:     "LDAXR",
    	LDAXRB:    "LDAXRB",
    	LDAXRH:    "LDAXRH",
    	LDNP:      "LDNP",
    	LDP:       "LDP",
    	LDPSW:     "LDPSW",
    	LDR:       "LDR",
    	LDRB:      "LDRB",
    	LDRH:      "LDRH",
    	LDRSB:     "LDRSB",
    	LDRSH:     "LDRSH",
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed Aug 16 17:57:48 UTC 2017
    - 211.8K bytes
    - Viewed (0)
  6. src/cmd/asm/internal/asm/testdata/arm64enc.s

    	LDAXPW (R10), (R20, R16)                   // 54c17f88
    	LDAXP (R25), (R30, R11)                    // 3eaf7fc8
    	LDAXRW (R15), R2                           // e2fd5f88
    	LDAXR (R15), R21                           // f5fd5fc8
    	LDAXRB (R19), R16                          // 70fe5f08
    	LDAXRH (R5), R8                            // a8fc5f48
    	//TODO LDNP 0xcc(RSP), ZR, R12             // ecff5928
    	//TODO LDNP 0x40(R28), R9, R5              // 852744a8
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Jul 24 01:11:41 UTC 2023
    - 43.9K bytes
    - Viewed (0)
  7. src/cmd/vendor/golang.org/x/arch/arm64/arm64asm/inst.json

    {"Name":"LDAXRB","Bits":"0|0|0|0|1|0|0|0|0|1|0|(1)|(1)|(1)|(1)|(1)|1|(1)|(1)|(1)|(1)|(1)|Rn:5|Rt:5","Arch":"No offset variant","Syntax":"LDAXRB <Wt>, [<Xn|SP>{,#0}]","Code":"","Alias":""},
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed Aug 16 17:57:48 UTC 2017
    - 234.7K bytes
    - Viewed (0)
Back to top