Search Options

Results per page
Sort
Preferred Languages
Advance

Results 1 - 7 of 7 for CMOVLEQ (0.26 sec)

  1. test/codegen/bmi.go

    }
    
    func isPowerOfTwoSelect32(x, a, b int32) int32 {
    	var r int32
    	// amd64/v3:"BLSRL",-"TESTL",-"CALL"
    	if isPowerOfTwo32(x) {
    		r = a
    	} else {
    		r = b
    	}
    	// amd64/v3:"CMOVLEQ",-"TESTL",-"CALL"
    	return r * 2 // force return blocks joining
    }
    
    func isPowerOfTwoBranch64(x int64, a func(bool), b func(string)) {
    	// amd64/v3:"BLSRQ",-"TESTQ",-"CALL"
    	if isPowerOfTwo64(x) {
    		a(true)
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Jan 20 04:58:59 UTC 2023
    - 4.2K bytes
    - Viewed (0)
  2. src/cmd/internal/obj/x86/anames.go

    	"BZHIL",
    	"BZHIQ",
    	"CBW",
    	"CDQ",
    	"CDQE",
    	"CLAC",
    	"CLC",
    	"CLD",
    	"CLDEMOTE",
    	"CLFLUSH",
    	"CLFLUSHOPT",
    	"CLI",
    	"CLTS",
    	"CLWB",
    	"CMC",
    	"CMOVLCC",
    	"CMOVLCS",
    	"CMOVLEQ",
    	"CMOVLGE",
    	"CMOVLGT",
    	"CMOVLHI",
    	"CMOVLLE",
    	"CMOVLLS",
    	"CMOVLLT",
    	"CMOVLMI",
    	"CMOVLNE",
    	"CMOVLOC",
    	"CMOVLOS",
    	"CMOVLPC",
    	"CMOVLPL",
    	"CMOVLPS",
    	"CMOVQCC",
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Apr 11 18:32:50 UTC 2023
    - 19.1K bytes
    - Viewed (0)
  3. src/cmd/asm/internal/asm/testdata/amd64enc.s

    	CMOVWEQ R11, R11                        // 66450f44db
    	CMOVLEQ (BX), DX                        // 0f4413
    	CMOVLEQ (R11), DX                       // 410f4413
    	CMOVLEQ DX, DX                          // 0f44d2
    	CMOVLEQ R11, DX                         // 410f44d3
    	CMOVLEQ (BX), R11                       // 440f441b
    	CMOVLEQ (R11), R11                      // 450f441b
    	CMOVLEQ DX, R11                         // 440f44da
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Oct 08 21:38:44 UTC 2021
    - 581.9K bytes
    - Viewed (0)
  4. src/cmd/compile/internal/ssa/_gen/AMD64Ops.go

    		{name: "CMOVQCC", argLength: 3, reg: gp21, asm: "CMOVQCC", resultInArg0: true},
    		{name: "CMOVQCS", argLength: 3, reg: gp21, asm: "CMOVQCS", resultInArg0: true},
    
    		{name: "CMOVLEQ", argLength: 3, reg: gp21, asm: "CMOVLEQ", resultInArg0: true},
    		{name: "CMOVLNE", argLength: 3, reg: gp21, asm: "CMOVLNE", resultInArg0: true},
    		{name: "CMOVLLT", argLength: 3, reg: gp21, asm: "CMOVLLT", resultInArg0: true},
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Aug 04 16:40:24 UTC 2023
    - 98K bytes
    - Viewed (1)
  5. src/cmd/compile/internal/ssa/_gen/AMD64.rules

    (CMOVQEQ x y (TEST(Q|L) s:(Select0 blsr:(BLSR(Q|L) _)) s))        => (CMOVQEQ x y (Select1 <types.TypeFlags> blsr))
    (CMOVLEQ x y (TEST(Q|L) s:(Select0 blsr:(BLSR(Q|L) _)) s))        => (CMOVLEQ x y (Select1 <types.TypeFlags> blsr))
    (EQ          (TEST(Q|L) s:(Select0 blsr:(BLSR(Q|L) _)) s) yes no) => (EQ          (Select1 <types.TypeFlags> blsr) yes no)
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Mar 12 19:38:41 UTC 2024
    - 93.9K bytes
    - Viewed (0)
  6. src/cmd/compile/internal/ssa/rewriteAMD64.go

    	v_1 := v.Args[1]
    	v_0 := v.Args[0]
    	b := v.Block
    	// match: (CMOVLEQ x y (InvertFlags cond))
    	// result: (CMOVLEQ x y cond)
    	for {
    		x := v_0
    		y := v_1
    		if v_2.Op != OpAMD64InvertFlags {
    			break
    		}
    		cond := v_2.Args[0]
    		v.reset(OpAMD64CMOVLEQ)
    		v.AddArg3(x, y, cond)
    		return true
    	}
    	// match: (CMOVLEQ _ x (FlagEQ))
    	// result: x
    	for {
    		x := v_1
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Mar 12 19:38:41 UTC 2024
    - 712.7K bytes
    - Viewed (0)
  7. src/cmd/compile/internal/ssa/opGen.go

    			},
    			outputs: []outputInfo{
    				{0, 49135}, // AX CX DX BX BP SI DI R8 R9 R10 R11 R12 R13 R15
    			},
    		},
    	},
    	{
    		name:         "CMOVLEQ",
    		argLen:       3,
    		resultInArg0: true,
    		asm:          x86.ACMOVLEQ,
    		reg: regInfo{
    			inputs: []inputInfo{
    				{0, 49135}, // AX CX DX BX BP SI DI R8 R9 R10 R11 R12 R13 R15
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu May 23 15:49:20 UTC 2024
    - 1M bytes
    - Viewed (0)
Back to top