- Sort Score
- Result 10 results
- Languages All
Results 1 - 6 of 6 for ALEAL (0.2 sec)
-
src/cmd/compile/internal/x86/ggen.go
p = pp.Append(p, x86.ALEAL, obj.TYPE_MEM, x86.REG_SP, off, obj.TYPE_REG, x86.REG_DI, 0) p = pp.Append(p, obj.ADUFFZERO, obj.TYPE_NONE, 0, 0, obj.TYPE_ADDR, 0, 1*(128-cnt/int64(types.RegSize))) p.To.Sym = ir.Syms.Duffzero } else { p = pp.Append(p, x86.AMOVL, obj.TYPE_CONST, 0, cnt/int64(types.RegSize), obj.TYPE_REG, x86.REG_CX, 0) p = pp.Append(p, x86.ALEAL, obj.TYPE_MEM, x86.REG_SP, off, obj.TYPE_REG, x86.REG_DI, 0)
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Wed Dec 23 06:38:47 UTC 2020 - 1.5K bytes - Viewed (0) -
src/cmd/compile/internal/x86/ssa.go
p.To.Reg = r case r == r2: p := s.Prog(v.Op.Asm()) p.From.Type = obj.TYPE_REG p.From.Reg = r1 p.To.Type = obj.TYPE_REG p.To.Reg = r default: p := s.Prog(x86.ALEAL) p.From.Type = obj.TYPE_MEM p.From.Reg = r1 p.From.Scale = 1 p.From.Index = r2 p.To.Type = obj.TYPE_REG p.To.Reg = r } // 2-address opcode arithmetic case ssa.Op386SUBL,
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Wed May 24 01:26:58 UTC 2023 - 26.7K bytes - Viewed (0) -
src/cmd/internal/obj/x86/obj6.go
var lea, mov obj.As var reg int16 if ctxt.Arch.Family == sys.AMD64 { lea = ALEAQ mov = AMOVQ reg = REG_R15 } else { lea = ALEAL mov = AMOVL reg = REG_CX if p.As == ALEAL && p.To.Reg != p.From.Reg && p.To.Reg != p.From.Index { // Special case: clobber the destination register with // the PC so we don't have to clobber CX.
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Fri Sep 08 18:36:45 UTC 2023 - 40.9K bytes - Viewed (0) -
src/cmd/internal/obj/x86/aenum.go
AKTESTW AKUNPCKBW AKUNPCKDQ AKUNPCKWD AKXNORB AKXNORD AKXNORQ AKXNORW AKXORB AKXORD AKXORQ AKXORW ALAHF ALARL ALARQ ALARW ALDDQU ALDMXCSR ALEAL ALEAQ ALEAVEL ALEAVEQ ALEAVEW ALEAW ALFENCE ALFSL ALFSQ ALFSW ALGDT ALGSL ALGSQ ALGSW ALIDT ALLDT ALMSW ALOCK ALODSB ALODSL
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Tue Apr 11 18:32:50 UTC 2023 - 16.3K bytes - Viewed (0) -
src/cmd/internal/obj/x86/asm6.go
{ALARL, yml_rl, Pm, opBytes{0x02}}, {ALARQ, yml_rl, Pw, opBytes{0x0f, 0x02}}, {ALARW, yml_rl, Pq, opBytes{0x02}}, {ALDDQU, ylddqu, Pf2, opBytes{0xf0}}, {ALDMXCSR, ysvrs_mo, Pm, opBytes{0xae, 02, 0xae, 02}}, {ALEAL, ym_rl, Px, opBytes{0x8d}}, {ALEAQ, ym_rl, Pw, opBytes{0x8d}}, {ALEAVEL, ynone, P32, opBytes{0xc9}}, {ALEAVEQ, ynone, Py, opBytes{0xc9}}, {ALEAVEW, ynone, Pe, opBytes{0xc9}}, {ALEAW, ym_rl, Pe, opBytes{0x8d}},
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Wed May 15 15:44:14 UTC 2024 - 146.9K bytes - Viewed (0) -
src/cmd/compile/internal/ssa/opGen.go
}, }, { name: "LEAL", auxType: auxSymOff, argLen: 1, rematerializeable: true, symEffect: SymAddr, asm: x86.ALEAL, reg: regInfo{ inputs: []inputInfo{ {0, 4295032831}, // AX CX DX BX SP BP SI DI R8 R9 R10 R11 R12 R13 g R15 SB }, outputs: []outputInfo{
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Thu May 23 15:49:20 UTC 2024 - 1M bytes - Viewed (0)