- Sort Score
- Num 10 results
- Language All
Results 1 - 10 of 22 for rshift1 (0.7 seconds)
-
android/guava-tests/test/com/google/common/cache/CacheExpirationTest.java
int shift2 = shift1 + 10; loader.setValuePrefix(shift2); // fill with new data - has to live for 20 ms more for (int i = 0; i < 10; i++) { cache.invalidate(keyPrefix + i); assertWithMessage("key: %s%s", keyPrefix, i) .that(cache.getUnchecked(keyPrefix + i)) .isEqualTo(i + shift2); }Created: Fri Dec 26 12:43:10 GMT 2025 - Last Modified: Tue Sep 30 22:03:28 GMT 2025 - 19.2K bytes - Click Count (0) -
cmd/metacache-entries_test.go
"src/compress/flate/testdata/huffman-rand-max.in", "src/compress/flate/testdata/huffman-shifts.dyn.expect", "src/compress/flate/testdata/huffman-shifts.dyn.expect-noinput", "src/compress/flate/testdata/huffman-shifts.golden", "src/compress/flate/testdata/huffman-shifts.in", "src/compress/flate/testdata/huffman-shifts.wb.expect", "src/compress/flate/testdata/huffman-shifts.wb.expect-noinput", "src/compress/flate/testdata/huffman-text-shift.dyn.expect", "src/compress/flate/testdata/huffman-text-shift.dyn.expect-noinput",...
Created: Sun Dec 28 19:28:13 GMT 2025 - Last Modified: Fri Aug 29 02:39:48 GMT 2025 - 31.6K bytes - Click Count (0) -
src/cmd/asm/internal/asm/testdata/arm64error.s
Created: Tue Dec 30 11:13:12 GMT 2025 - Last Modified: Tue Oct 14 19:00:00 GMT 2025 - 38.4K bytes - Click Count (0) -
lib/fips140/v1.0.0-c2097c7c.zip
and adjust the corresponding coefficient. if u.IsOdd() == no { rshift1(u, 0) if A.IsOdd() == yes || B.IsOdd() == yes { rshift1(A, A.add(m)) rshift1(B, B.add(a)) } else { rshift1(A, 0) rshift1(B, 0) } } else { // v.IsOdd() == no rshift1(v, 0) if C.IsOdd() == yes || D.IsOdd() == yes { rshift1(C, C.add(m)) rshift1(D, D.add(a)) } else { rshift1(C, 0) rshift1(D, 0) } } if v.IsZero() == yes { return u, A, nil } } } //go:norace func rshift1(a *Nat, carry uint) { size := len(a.limbs) aLimbs := a.limbs[:size]...
Created: Tue Dec 30 11:13:12 GMT 2025 - Last Modified: Thu Sep 25 19:53:19 GMT 2025 - 642.7K bytes - Click Count (0) -
lib/fips140/v1.1.0-rc1.zip
and adjust the corresponding coefficient. if u.IsOdd() == no { rshift1(u, 0) if A.IsOdd() == yes || B.IsOdd() == yes { rshift1(A, A.add(m)) rshift1(B, B.add(a)) } else { rshift1(A, 0) rshift1(B, 0) } } else { // v.IsOdd() == no rshift1(v, 0) if C.IsOdd() == yes || D.IsOdd() == yes { rshift1(C, C.add(m)) rshift1(D, D.add(a)) } else { rshift1(C, 0) rshift1(D, 0) } } if v.IsZero() == yes { return u, A, nil } } } //go:norace func rshift1(a *Nat, carry uint) { size := len(a.limbs) aLimbs := a.limbs[:size]...
Created: Tue Dec 30 11:13:12 GMT 2025 - Last Modified: Thu Dec 11 16:27:41 GMT 2025 - 663K bytes - Click Count (0) -
src/cmd/asm/internal/asm/parse.go
} case lex.LSH: p.next() shift := p.factor() if int64(shift) < 0 { p.errorf("negative left shift count") } return value << shift case lex.RSH: p.next() shift := p.term() if int64(shift) < 0 { p.errorf("negative right shift count") } if int64(value) < 0 { p.errorf("right shift of value with high bit set") } value >>= shift
Created: Tue Dec 30 11:13:12 GMT 2025 - Last Modified: Wed Nov 12 03:59:40 GMT 2025 - 37.3K bytes - Click Count (0) -
src/cmd/asm/internal/arch/arm64.go
} } return 0, false } // ARM64RegisterShift constructs an ARM64 register with shift operation. func ARM64RegisterShift(reg, op, count int16) (int64, error) { // the base register of shift operations must be general register. if reg > arm64.REG_R31 || reg < arm64.REG_R0 { return 0, errors.New("invalid register for shift operation") } return int64(reg&31)<<16 | int64(op)<<22 | int64(uint16(count)), nil }
Created: Tue Dec 30 11:13:12 GMT 2025 - Last Modified: Thu Oct 16 00:35:29 GMT 2025 - 6.3K bytes - Click Count (0) -
apache-maven/src/assembly/maven/bin/mvn.cmd
@REM POM location, if supplied. set FILE_ARG= :arg_loop if "%~1" == "-f" ( set "FILE_ARG=%~2" shift goto process_file_arg ) if "%~1" == "--file" ( set "FILE_ARG=%~2" shift goto process_file_arg ) @REM If none of the above, skip the argument shift if not "%~1" == "" ( goto arg_loop ) else ( goto findBaseDir ) :process_file_arg
Created: Sun Dec 28 03:35:09 GMT 2025 - Last Modified: Wed Dec 10 16:40:06 GMT 2025 - 10.7K bytes - Click Count (3) -
doc/asm.html
<code>R0->16</code> <br> <code>R0>>16</code> <br> <code>R0<<16</code> <br> <code>R0@>16</code>: For <code><<</code>, left shift <code>R0</code> by 16 bits. The other codes are <code>-></code> (arithmetic right shift), <code>>></code> (logical right shift), and <code>@></code> (rotate right). </li> <li> <code>R0->R1</code> <br> <code>R0>>R1</code> <br>
Created: Tue Dec 30 11:13:12 GMT 2025 - Last Modified: Fri Nov 14 19:09:46 GMT 2025 - 36.5K bytes - Click Count (0) -
lib/time/update.bash
../mkzip ../../zoneinfo.zip cd ../.. files="update.bash zoneinfo.zip" modified=true if git diff --quiet $files; then modified=false fi if [ "$1" = "-work" ]; then echo Left workspace behind in work/. shift else rm -rf work fi if ! $modified; then echo No updates needed. exit 0 fi echo Updated for $CODE/$DATA: $files commitmsg="lib/time: update to $CODE/$DATA
Created: Tue Dec 30 11:13:12 GMT 2025 - Last Modified: Thu Dec 11 16:47:56 GMT 2025 - 2.1K bytes - Click Count (0)