Search Options

Display Count
Sort
Preferred Language
Advanced Search

Results 1 - 10 of 88 for vectores (0.09 seconds)

The search processing time has exceeded the limit. The displayed results may be partial.

  1. docs/en/docs/img/logo-margin/logo-teal-vector.svg

    logo-teal-vector.svg...
    Created: Sun Apr 05 07:19:11 GMT 2026
    - Last Modified: Sun Feb 04 20:56:59 GMT 2024
    - 6.2K bytes
    - Click Count (0)
  2. src/archive/tar/strconv_test.go

    		{math.MaxInt64, 12, true},
    		{0, 12, true},
    		{math.MinInt64, 12, true},
    	}
    
    	for _, v := range vectors {
    		ok := fitsInBase256(v.width, v.in)
    		if ok != v.ok {
    			t.Errorf("fitsInBase256(%d, %d): got %v, want %v", v.in, v.width, ok, v.ok)
    		}
    	}
    }
    
    func TestParseNumeric(t *testing.T) {
    	vectors := []struct {
    		in   string
    		want int64
    		ok   bool
    	}{
    		// Test base-256 (binary) encoded values.
    Created: Tue Apr 07 11:13:11 GMT 2026
    - Last Modified: Thu Sep 11 17:52:43 GMT 2025
    - 15K bytes
    - Click Count (0)
  3. android/guava-tests/test/com/google/common/io/BaseEncodingTest.java

        BaseEncoding separated = base64().withSeparator("\n", 3);
        assertThrows(UnsupportedOperationException.class, () -> separated.withSeparator("$", 4));
      }
    
      public void testBase64() {
        // The following test vectors are specified in RFC 4648 itself
        testEncodingWithSeparators(base64(), "", "");
        testEncodingWithSeparators(base64(), "f", "Zg==");
        testEncodingWithSeparators(base64(), "fo", "Zm8=");
    Created: Fri Apr 03 12:43:13 GMT 2026
    - Last Modified: Thu Aug 07 16:05:33 GMT 2025
    - 24.7K bytes
    - Click Count (0)
  4. src/cmd/asm/internal/asm/testdata/riscv64validation.s

    	VFWCVTXUFV	X10, V3				// ERROR "expected vector register in vs2 position"
    	VFWCVTXFV	X10, V3				// ERROR "expected vector register in vs2 position"
    	VFWCVTRTZXUFV	X10, V3				// ERROR "expected vector register in vs2 position"
    	VFWCVTRTZXFV	X10, V3				// ERROR "expected vector register in vs2 position"
    	VFWCVTFXUV	X10, V3				// ERROR "expected vector register in vs2 position"
    	VFWCVTFXV	X10, V3				// ERROR "expected vector register in vs2 position"
    Created: Tue Apr 07 11:13:11 GMT 2026
    - Last Modified: Thu Nov 13 12:17:37 GMT 2025
    - 42.1K bytes
    - Click Count (0)
  5. src/test/java/jcifs/pac/ASN1UtilTest.java

        void testAs_Enumeration_Success() throws PACDecodingException {
            // Test successful casting from enumeration
            Vector<ASN1Integer> vector = new Vector<>();
            ASN1Integer expected = new ASN1Integer(123);
            vector.add(expected);
            ASN1Integer result = ASN1Util.as(ASN1Integer.class, vector.elements());
            assertSame(expected, result);
        }
    
        @Test
        void testAs_Enumeration_Failure() {
    Created: Sun Apr 05 00:10:12 GMT 2026
    - Last Modified: Thu Aug 14 05:31:44 GMT 2025
    - 9.4K bytes
    - Click Count (0)
  6. src/cmd/asm/internal/asm/testdata/riscv64error.s

    	VLUXEI8V	(X10), V2, V1, V3		// ERROR "invalid vector mask register"
    	VSUXEI8V	V3, V2, V1, (X10)		// ERROR "invalid vector mask register"
    	VLOXEI8V	(X10), V2, V1, V3		// ERROR "invalid vector mask register"
    	VSOXEI8V	V3, V2, V1, (X10)		// ERROR "invalid vector mask register"
    	VLSEG2E8V	(X10), V1, V3			// ERROR "invalid vector mask register"
    	VLSEG2E8FFV	(X10), V1, V3			// ERROR "invalid vector mask register"
    Created: Tue Apr 07 11:13:11 GMT 2026
    - Last Modified: Wed Apr 01 04:17:57 GMT 2026
    - 27.2K bytes
    - Click Count (0)
  7. tensorflow/c/c_api.cc

        // Input tensors
        const std::vector<std::pair<string, Tensor>>& input_pairs,
        // Output tensors
        const std::vector<string>& output_tensor_names, TF_Tensor** c_outputs,
        // Target nodes
        const std::vector<string>& target_oper_names, TF_Buffer* run_metadata,
        TF_Status* status) {
      const int noutputs = output_tensor_names.size();
      std::vector<Tensor> outputs(noutputs);
      Status result;
    
    Created: Tue Apr 07 12:39:13 GMT 2026
    - Last Modified: Sat Oct 04 05:55:32 GMT 2025
    - 102.4K bytes
    - Click Count (0)
  8. src/archive/tar/tar_test.go

    		return 0, testError{fmt.Errorf("got Seek(%d, %d), want Seek(%d, %d)", pos, whence, s, io.SeekCurrent)}
    	}
    	f.pos += s
    	f.ops = f.ops[1:]
    	return f.pos, nil
    }
    
    func TestSparseEntries(t *testing.T) {
    	vectors := []struct {
    		in   []sparseEntry
    		size int64
    
    		wantValid    bool          // Result of validateSparseEntries
    		wantAligned  []sparseEntry // Result of alignSparseEntries
    Created: Tue Apr 07 11:13:11 GMT 2026
    - Last Modified: Thu Jul 25 00:25:45 GMT 2024
    - 23.9K bytes
    - Click Count (0)
  9. tensorflow/c/eager/gradient_checker.cc

      int num_elems = TF_TensorElementCount(theta_tensor);
      vector<float> theta_data(num_elems);
      memcpy(theta_data.data(), TF_TensorData(theta_tensor),
             TF_TensorByteSize(theta_tensor));
    
      // Initialize space for the numerical gradient.
      vector<float> dtheta_approx(num_elems);
    
      // Get theta shape and store in theta_dims.
      int num_dims = TF_NumDims(theta_tensor);
      vector<int64_t> theta_dims(num_dims);
    Created: Tue Apr 07 12:39:13 GMT 2026
    - Last Modified: Sat Oct 12 05:11:17 GMT 2024
    - 7.3K bytes
    - Click Count (0)
  10. tensorflow/c/eager/c_api_debug.cc

    #include "tensorflow/core/platform/status.h"
    
    using tensorflow::string;
    
    namespace {
    
    std::vector<int64_t> TensorShapeAsVector(const tensorflow::TensorHandle& handle,
                                             absl::Status* status) {
      std::vector<int64_t> shape;
      int rank = -1;
      *status = handle.NumDims(&rank);
      if (!status->ok()) {
        return shape;
      }
      shape.reserve(rank);
    Created: Tue Apr 07 12:39:13 GMT 2026
    - Last Modified: Sat Oct 12 05:11:17 GMT 2024
    - 2.5K bytes
    - Click Count (0)
Back to Top